

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 Data Sheet

High-Performance, 16-bit Digital Signal Controllers

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



High-Performance, 16-Bit Digital Signal Controllers

Operating Range:

- Up to 40 MIPS operation (at 3.0-3.6V):
 - Industrial temperature range (-40°C to +85°C)
 - Extended temperature range (-40°C to +125°C)

High-Performance DSC CPU:

- Modified Harvard architecture
- · C compiler optimized instruction set
- 16-bit wide data path
- 24-bit wide instructions
- Linear program memory addressing up to 4M instruction words
- · Linear data memory addressing up to 64 Kbytes
- 83 base instructions: mostly 1 word/1 cycle
- Two 40-bit accumulators with rounding and saturation options
- Flexible and powerful addressing modes:
 - Indirect
 - Modulo
 - Bit-Reversed
- Software stack
- 16 x 16 fractional/integer multiply operations
- · 32/16 and 16/16 divide operations
- Single-cycle multiply and accumulate:
 - Accumulator write back for DSP operationsDual data fetch
- Up to ±16-bit shifts for up to 40-bit data

Direct Memory Access (DMA):

- 4-channel hardware DMA
- 1 Kbyte dual ported DMA buffer area (DMA RAM) to store data transferred via DMA:
- Allows data transfer between RAM and a peripheral while CPU is executing code (no cycle stealing)
- Most peripherals support DMA

Digital I/O:

- Up to 85 programmable digital I/O pins
- Wake-up/Interrupt-on-Change for up to 24 pins
- Output pins can drive voltage from 3.0V to 3.6V
- Up to 5V output with open drain configuration
- 5V tolerant digital input pins
- 16 mA source/sink on all PWM pins

On-Chip Flash and SRAM:

- Flash program memory (up to 64 Kbytes)
- Data SRAM (up to 8 Kbytes)
- Boot and General Security for program Flash

Peripheral Features:

- Timer/Counters, up to five 16-bit timers
 - Can pair up to make one 32-bit timer
- Input Capture (up to four channels):
 - Capture on up, down or both edges
 - 16-bit capture input functions
 - 4-deep FIFO on each capture
- Output Compare (up to four channels):
 - Single or Dual 16-bit Compare mode
 - 16-bit Glitchless PWM mode
- 4-wire SPI (up to two modules):
 - Framing supports I/O interface to simple codecs
 - 1-deep FIFO buffer
 - Supports 8-bit and 16-bit data
 - Supports all serial clock formats and sampling modes
- I²C[™] (up to two modules):
 - Supports Full Multi-Master Slave mode
 - 7-bit and 10-bit addressing
 - Bus collision detection and arbitration
 - Integrated signal conditioning
 - Slave address masking

Peripheral Features (Continued)

- UART (up to two modules):
 - Interrupt on address bit detect
 - Interrupt on UART error
 - Wake-up on Start bit from Sleep mode
 - 4-character TX and RX FIFO buffers
 - LIN bus support
 - IrDA[©] encoding and decoding in hardware
 - High-Speed Baud mode
 - Hardware Flow Control with CTS and RTS
- Enhanced CAN (ECAN™ module) 2.0B active:
 - Up to eight transmit and up to 32 receive buffers
 - 16 receive filters and three masks
 - Loopback, Listen Only and Listen All
 - Messages modes for diagnostics and bus monitoring
 - Wake-up on CAN message
 - Automatic processing of Remote Transmission Requests
 - FIFO mode using DMA
 - DeviceNet™ addressing support
- Quadrature Encoder Interface (up to 2 modules):
 - Phase A, Phase B, and index pulse input
 - 16-bit up/down position counter
 - Count direction status
 - Position Measurement (x2 and x4) mode
 - Programmable digital noise filters on inputs
 - Alternate 16-bit Timer/Counter mode
 - Interrupt on position counter rollover/underflow

High-Speed PWM Module Features:

- Up to nine PWM generators with up to 18 outputs
- · Primary and Secondary time-base
- Individual time base and duty cycle for each of the PWM output
- Dead time for rising and falling edges:
 - Duty cycle resolution of 1.04 ns
 - Dead-time resolution of 1.04 ns
- Phase shift resolution of 1.04 ns
- Frequency resolution of 1.04 ns
- PWM modes supported:
 - Standard Edge-Aligned
 - True Independent Output
 - Complementary
 - Center-Aligned
 - Push-Pull
 - Multi-Phase
 - Variable Phase
 - Fixed Off-Time
 - Current Reset
 - Current-Limit

- Independent Fault/Current-Limit inputs
- Output override control
- Special Event Trigger
- PWM capture feature
- Prescaler for input clock
- Dual Trigger from PWM TO ADC
- PWMxL, PWMxH output pin swapping
- On-the-Fly PWM Frequency, Duty cycle and Phase Shift changes
- Disabling of Individual PWM generators
- · Leading-Edge Blanking (LEB) functionality

High-Speed Analog Comparator:

- Up to four Analog Comparators:
 - 20 ns response time
 - 10-bit DAC for each analog comparator
 - DACOUT pin to provide DAC output
 - Programmable output polarity
 - Selectable input source
 - ADC sample and convert capability
- PWM module interface:
 - PWM Duty Cycle Control
 - PWM Period Control
 - PWM Fault Detect

Interrupt Controller:

- 5-cycle latency
- · Up to five external interrupts
- · Seven programmable priority levels
- · Five processor exceptions

High-Speed 10-bit ADC:

- 10-bit resolution
- Up to 24 input channels grouped into 12 conversion pairs
- Two internal reference monitoring inputs grouped into a pair
- Successive Approximation Register (SAR) converters for parallel conversions of analog pairs:
 - 4 Msps for devices with two SARs
 - 2 Msps for devices with one SAR
- · Dedicated result buffer for each analog channel
- Independent trigger source section for each analog input conversion pairs

Power Management:

- On-chip 2.5V voltage regulator
- Switch between clock sources in real time
- · Idle, Sleep, and Doze modes with fast wake-up

CMOS Flash Technology:

- Low-power, high-speed Flash technology
- Fully static design
- 3.3V (±10%) operating voltage
- Industrial and Extended temperature
- Low power consumption

System Management:

- Flexible clock options:
 - External, crystal, resonator, internal RC
 - Phase-Locked Loop (PLL) with 120 MHz VCO
 - Primary Crystal Oscillator (OSC) in the range of 3 MHz to 40 MHz
 - Secondary oscillator (SOSC)
 - Internal Low-Power RC (LPRC) oscillator at a frequency of 32.767 kHz
 - Internal Fast RC (FRC) oscillator at a frequency of 7.37 MHz
- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- Watchdog Timer with its RC oscillator
- · Fail-Safe Clock Monitor
- · Reset by multiple sources
- In-Circuit Serial Programming[™] (ICSP[™])
- · Reference Oscillator Output

Application Examples:

- AC-to-DC Converters
- Automotive HID
- Battery Chargers
- DC-to-DC Converters
- Digital Lighting
- · Induction Cooking
- LED Ballast
- · Renewable Power/Pure Sine Wave Inverters
- Uninterruptible Power Supply (UPS)

Packaging:

- 64-pin QFN (9x9x0.9 mm)
- 64-pin TQFP (10x10x1 mm)
- 80-pin TQFP (12x12x1 mm)
- 100-pin TQFP (14x14x1 mm and 12x12x1 mm)

Note:	See the dsPIC33FJ32GS406/606/608/
	610 and dsPIC33FJ64GS406/606/608/
	610 Controller Families table for exact
	peripheral features per device.

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 PRODUCT FAMILIES


The device names, pin counts, memory sizes, and peripheral availability of each device are listed in Table 1. The following pages show their pinout diagrams.

TABLE 1: dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 CONTROLLER FAMILIES

		_																ADC			
		tes)						8													
Device	Pins	Program Flash Memory (Kbytes)	RAM (Bytes)	16-bit Timer	Input Capture	Output Compare	UART	Quadrature Encoder Interface	SPI	ECAN™	DMA Channels	MWA	Analog Comparator	External Interrupts	DAC Output	I ² C ™	SARs	Sample and Hold (S&H) Circuit	Analog-to-Digital Inputs	I/O Pins	Packages
dsPIC33FJ32GS406	64	32	4K	5	4	4	2	1	2	0	0	6x2	0	5	0	2	1	5	16	58	PT, MR
dsPIC33FJ32GS606	64	32	4K	5	4	4	2	2	2	0	0	6x2	4	5	1	2	2	6	16	58	PT, MR
dsPIC33FJ32GS608	80	32	4K	5	4	4	2	2	2	0	0	8x2	4	5	1	2	2	6	18	74	PT
dsPIC33FJ32GS610	100	32	4K	5	4	4	2	2	2	0	0	9x2	4	5	1	2	2	6	24	85	PT, PF
dsPIC33FJ64GS406	64	64	8K	5	4	4	2	1	2	0	0	6x2	0	5	0	2	1	5	16	58	PT, MR
dsPIC33FJ64GS606	64	64	9K ⁽¹⁾	5	4	4	2	2	2	1	4	6x2	4	5	1	2	2	6	16	58	PT, MR
dsPIC33FJ64GS608	80	64	9K ⁽¹⁾	5	4	4	2	2	2	1	4	8x2	4	5	1	2	2	6	18	74	PT
dsPIC33FJ64GS610	100	64	9K ⁽¹⁾	5	4	4	2	2	2	1	4	9x2	4	5	1	2	2	6	24	85	PT, PF

Note 1: RAM size is inclusive of 1 Kbyte DMA RAM.

Pin Diagrams




www.DataSheet4U.com

Pin Diagrams (Continued)


64-Pin QFN		= Pins are up to 5V tolerant
	PWM3L/RE4 PWM2L/RE3 PWM2L/RE2 PWM1H1/RE1 PWM1L1/FLT8/RE0 RF1 PWM1L/PLT8/RE0 RF1 PWM5L/UPDN1/CN16/RD7 PWM5L/CN13/RD6 PWM6L/CN13/RD6 PWM6L/CN13/RD6 PWM6L/CN13/RD4 OC/S/FLT7/S/NC13/RD2 OC2/S/NC02/FLT6/RD1	
	• 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 4	
PWM4H/RE7 SCK2/FLT12/CN8/RG6 SDI2/FLT11/CN9/RG7 SDO2/FLT10/CN10/RG8 MCLR SS2/FLT9/SYNC12/T5CK/CN11/RG9 Vss VDD AN5/AQEB1/CN7/RB5 AN4/AQEA1/CN6/RB4 AN3/AINDX1/CN5/RB3 AN2/ASS1/CN4/RB2 PGEC3/B/AN1/CN3/RB1	1 2 3 4 5 6 7 8 dsPlC33FJ32GS406 9 dsPlC33FJ64GS406 10 11 12 13 14 15 16	48 PGEC2/SOSCO/T1CK/CN0/RC14 47 PGED2/SOSCI/T4CK/CN1/RC13 46 OC1/QEB1/FLT5/RD0 45 IC4/QEA1/FLT4/INT4/RD11 44 IC3/INDX1/FLT3/INT3/RD10 43 IC2/FLT2/U1CTS/INT2/RD9 42 IC1/FLT1/SYNC11/INT1/RD8 41 Vss 40 OSC2/REFCLKO/CLKO/RC15 39 OSC1/CLKIN/RC12 36 SDA1/RG2 36 SDA1/RG3 35 U1RTS/SCK1/INT0/RF6 34 U1RX/SD11/RF2 33 U1TX/SD01/RF3
	17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	2
	PGEC1/AN6/OCFA/RB6 PGED1/AN7/RB7 AVBD AVBD AVSS AN8/ <u>UZCTS/</u> RB8 AN8/ <u>UZCTS/</u> RB8 AN9/RB9 TMS/AN10/RB10 TDD/AN11/RB11 VSS VDD TDD/AN11/RB11 VSS AN14/ST/UZRTS/RB14 AN15/OCFB/CN12/RB15 AN14/SS1/UZRTS/RB14 AN15/OCFB/CN12/RB15 UZRX/SDAZFLT118/CN18/RF55 UZRX/SDAZFLT18/CN18/RF55	
Note: The metal plane at the bott Vss externally.	m of the device is not connected to any pins a	and is recommended to be connected to

www.DotaSheet4Jdgom


www.DataSheet4U.com



www.DataSheet4U.com




www.DataSheet4U.com




www.DataSheet4U.com

64-Pin QFN		Pins are up to 5V tolerant
	PWM3L/RE4 PWM3L/RE3 PWM2L/RE3 PWM1H1/RE1 PWM1L1/FLT8/RE0 C1TX/RF1 C1TX/RF1 C1TX/RF1 C1TX/RF0 VDD C1TX/RF0 VDD C1TX/RF0 PWM6L/C013/RD5 PWM6L/C013/RD4 OC4/SYNC01/RD3 OC3/FLT7/SYNC03/RD2 OC2/SYNC02/FLT6/RD1	
PWM3H/RE5 PWM4L/RE6 PWM4H/RE7 SCK2/FLT12/CN8/RG6 SD12/FLT11/CN9/RG7 SD02/FLT10/CN10/RG8 MCLR SS2/FLT9/SYNC12/T5CK/CN11/RG9 Vss VDD AN5/CMP3B/AQEB1/CN7/RB5 AN4/CMP2C/CMP3B/AQEB1/CN7/RB5 AN4/CMP2C/CMP3A/AQEA1/CN6/RB4 AN3/CMP2B/AINDX1/CN5/RB3 AN2/CMP1C/CMP2A/ASS1/CN4/RB2 PGEC3/B/AN1/CMP1B/CN3/RB1 PGED3/AN0/CMP1A/CMP4C/CN2/RB0	 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 1 2 3 4 5 6 7 8 dsPIC33FJ64GS606 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 	48 PGEC2/SOSCO/T1CK/CN0/RC14 47 PGED2/SOSCI/T4CK/CN1/RC13 46 OC1/QEB1/FLT5/RD0 45 IC4/QEA1/FLT4/INT4/RD11 44 IC3/INDX1/FLT3/INT3/RD10 43 IC2/FLT2/U1CTS/INT2/RD9 42 IC1/FLT1/SYNC1/INT1/RD8 41 Vss 40 OSC2/REFCLKO/CLKO/RC15 39 OSC1/CLKIN/RC12 38 VbD 37 SCL1/RG2 36 U1RTS/SCK1/INT0/RF6 34 U1RX/SD11/RF2 33 U1TX/SD01/RF3
	PGEC1/AN6/CMP3C/CMP4A/OCFA/RB6 PGED1/AN7/CMP4B/RB7 AVB5 AVB5 AVB5 AVB5 AVB5 AVB5 AVB5 AVB5	
Note: The metal plane at the bot Vss externally.	tom of the device is not connected to any pins an	d is recommended to be connected to


www.DataSheet4U.com



Pin Diagrams (Continued)



www.DataSheet4U.com



www.DataSheet4U.com




Table of Contents

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 Product Families	6
1.0 Device Overview	
2.0 Guidelines for Getting Started with 16-bit Digital Signal Controllers	
3.0 CPU	
4.0 Memory Organization	
5.0 Flash Program Memory	109
6.0 Resets	115
7.0 Interrupt Controller	
8.0 Direct Memory Access (DMA)	177
9.0 Oscillator Configuration	187
10.0 Power-Saving Features	
11.0 I/O Ports	209
12.0 Timer1	211
13.0 Timer2/3/4/5 features	213
14.0 Input Capture	219
15.0 Output Compare	
16.0 High-Speed PWM	225
17.0 Quadrature Encoder Interface (QEI) Module	
18.0 Serial Peripheral Interface (SPI)	
19.0 Inter-Integrated Circuit (I ² C [™])	
20.0 Universal Asynchronous Receiver Transmitter (UART)	
21.0 Enhanced CAN (ECAN™) Module	
22.0 High-Speed 10-bit Analog-to-Digital Converter (ADC)	
23.0 High-Speed Analog Comparator	
24.0 Special Features	
25.0 Instruction Set Summary	
26.0 Development Support	
27.0 Electrical Characteristics	353
28.0 Packaging Information	
Appendix A: Migrating from dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 to	
dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 Device	403
Appendix B: Revision History	
Index	407
The Microchip Web Site	413
Customer Change Notification Service	413
Customer Support	413
Reader Response	
Product Identification System	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

• Microchip's Worldwide Web site; http://www.microchip.com

Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

Note:	This data sheet summarizes the features
	of the dsPIC33FJ32GS406/606/608/610
	and dsPIC33FJ64GS406/606/608/610
	families of devices. It is not intended to be
	a comprehensive reference source. To
	complement the information in this data
	sheet, refer to the "dsPIC33F/PIC24H
	Family Reference Manual". Please see
	the Microchip web site (www.micro-
	chip.com) for the latest dsPIC33F/PIC24H
	Family Reference Manual sections.

This document contains device-specific information for the following dsPIC33F Digital Signal Controller (DSC) devices:

- dsPIC33FJ32GS406
- dsPIC33FJ32GS606
- dsPIC33FJ32GS608
- dsPIC33FJ32GS610
- dsPIC33FJ64GS406
- dsPIC33FJ64GS606
- dsPIC33FJ64GS608
- dsPIC33FJ64GS610

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices contain extensive Digital Signal Processor (DSP) functionality with a high-performance 16-bit microcontroller (MCU) architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules in the dsPIC33FJ32GS406/ 606/608/610 and dsPIC33FJ64GS406/606/608/610 devices. Table 1-1 lists the functions of the various pins shown in the pinout diagrams. FIGURE 1-1: **BLOCK DIAGRAM** PSV & Table Data Access Y Data Bus Control Block X Data Bus Interrupt PORTA Controller DMA 16 . 16 RAM 16 8 16 Data Latch Data Latch 23 16 PCU PCH PCL X RAM Y RAM PORTB 23 Program Counter Address Address DMA Loop Control Stack Latch Controller Latch Control Logic Logic 16 23 16 16 16 PORTC Address Generator Units Address Latch Program Memory EA MUX PORTD Data Latch ROM Latch 24 16 16 Data Instruction Literal Decode & Instruction Reg Control PORTE 16 Control Signals to Various Blocks DSP Engine 16 x 16 Power-up Timing Generation OSC2/CLKO W Register Array **Divide Support** Timer OSC1/CLKI PORTF 16 Oscillator $\square \leftrightarrow$ Start-up Timer FRC/LPRC Oscillators Power-on Reset 16-bit ALU Precision Watchdog Band Gap Reference Timer PORTG 16 Brown-out Voltage Reset Regulator Ż \boxtimes \mathbf{X} VCAP/VDDCORE VDD, VSS MCLR PWM 9 x 2 Timers ECAN1 ADC1 OC1-4 UART1.2 1-5 Analog IC1-4 QEI1,2 I2C1,2 SPI1,2 CNx Comparator 1-4 Note: Not all pins or features are implemented on all device pinout configurations. See pinout diagrams for the specific pins and features present on each device.

www.DataSheet4U.com

 /O 	ST/CMOS — ST/CMOS — ST/CMOS — ST/CMOS — ST ST ST ST ST ST ST	Analog input channels External clock source input. Always associated with OSC1 pin function Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function. Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. 32.768 kHz low-power oscillator crystal input; CMOS otherwise. 32.768 kHz low-power oscillator crystal output. Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs. ECAN1 bus receive pin. ECAN1 bus transmit pin. Capture inputs 1/4 Quadrature Encoder Index Pulse input. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode.
0 1 1/0 1 0 1 1 1 1 1 1 1	 ST/CMOS ST/CMOS ST ST ST ST ST ST	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function. Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. 32.768 kHz low-power oscillator crystal input; CMOS otherwise. 32.768 kHz low-power oscillator crystal output. Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs. ECAN1 bus receive pin. ECAN1 bus transmit pin. Capture inputs 1/4 Quadrature Encoder Index Pulse input. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode.
I/O I I I I I I I I I	 ST/CMOS ST ST ST ST ST ST	otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. 32.768 kHz low-power oscillator crystal input; CMOS otherwise. 32.768 kHz low-power oscillator crystal output. Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs. ECAN1 bus receive pin. ECAN1 bus transmit pin. Capture inputs 1/4 Quadrature Encoder Index Pulse input. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode.
0 0 	U ST ST ST ST ST ST ST	32.768 kHz low-power oscillator crystal output. Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs. ECAN1 bus receive pin. ECAN1 bus transmit pin. Capture inputs 1/4 Quadrature Encoder Index Pulse input. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode. Auxiliary Timer External Clock/Gate input in Timer mode.
 0 	ST ST ST ST ST	weak pull-ups on all inputs. ECAN1 bus receive pin. ECAN1 bus transmit pin. Capture inputs 1/4 Quadrature Encoder Index Pulse input. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode.
0 	U ST ST ST ST ST	ECAN1 bus transmit pin. Capture inputs 1/4 Quadrature Encoder Index Pulse input. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode.
 	ST ST ST	Quadrature Encoder Index Pulse input. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode.
l I	ST ST	Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode.
		Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode.
0		
	CMOS	Position Up/Down Counter Direction State.
 0	ST ST —	Compare Fault A input (for Compare Channels 1 and 2) Compare Fault B input (for Compare Channels 3 and 4) Compare Outputs 1 through 4
 	ST ST ST ST ST	External Interrupt 0 External Interrupt 1 External Interrupt 2 External Interrupt 3 External Interrupt 4
I/O	ST	PORTA is a bidirectional I/O port
I/O	ST	PORTB is a bidirectional I/O port
I/O	ST	PORTC is a bidirectional I/O port
I/O	ST	PORTD is a bidirectional I/O port
I/O	ST	PORTE is a bidirectional I/O port
I/O	ST	PORTF is a bidirectional I/O port
I/O	ST	PORTG is a bidirectional I/O port
 	ST ST ST ST ST	Timer1 External Clock Input Timer2 External Clock Input Timer3 External Clock Input Timer4 External Clock Input Timer5 External Clock Input
	/0 /0 /0 /0 /0 /0 I I I I I I I I	/O ST I ST I ST I ST I ST

TABLE 1-1:PINOUT I/O DESCRIPTIONS

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-Transistor Logic

P = Power

O = Output

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Type	Buffer Type	Description
J1CTS	I	ST	UART1 clear to send
J1RTS	0	_	UART1 ready to send
J1RX	I	ST	UART1 receive
J1TX	0	_	UART1 transmit
J2CTS	I	ST	UART2 clear to send
J2RTS	0	_	UART2 ready to send
J2RX	I	ST	UART2 receive
J2TX	0	_	UART2 transmit
SCK1	I/O	ST	Synchronous serial clock input/output for SPI1
SDI1	I	ST	SPI1 data in
SDO1	0	—	SPI1 data out
SS1, ASS1	I/O	ST	SPI1 slave synchronization or frame pulse I/O
SCK2	I/O	ST	Synchronous serial clock input/output for SPI2
SDI2	I	ST	SPI2 data in
SDO2	0	_	SPI2 data out
SS2	I/O	ST	SPI2 slave synchronization or frame pulse I/O
SCL1	I/O	ST	Synchronous serial clock input/output for I2C1
SDA1	I/O	ST	Synchronous serial data input/output for I2C1
SCL2	I/O	ST	Synchronous serial clock input/output for I2C2
SDA2	I/O	ST	Synchronous serial data input/output for I2C2
ſMS	Ι	TTL	JTAG Test mode select pin
ſCK	I	TTL	JTAG test clock input pin
ГDI	I	TTL	JTAG test data input pin
ГDO	0		JTAG test data output pin
CMP1A	I	Analog	Comparator 1 Channel A
CMP1B	I	Analog	Comparator 1 Channel B
CMP1C	I	Analog	Comparator 1 Channel C
CMP1D	I	Analog	Comparator 1 Channel D
CMP2A	I	Analog	Comparator 2 Channel A
CMP2B	I	Analog	Comparator 2 Channel B
CMP2C	I	Analog	Comparator 2 Channel C
CMP2D	I	Analog	Comparator 2 Channel D
CMP3A	I	Analog	Comparator 3 Channel A
CMP3B		Analog	Comparator 3 Channel B
CMP3C		Analog	Comparator 3 Channel C
CMP3D		Analog	Comparator 3 Channel D
CMP4A		Analog	Comparator 4 Channel A
CMP4B		Analog	Comparator 4 Channel B
CMP4C		Analog	Comparator 4 Channel C
CMP4D		Analog	Comparator 4 Channel D
DACOUT	0		DAC output voltage
EXTREF		Analog	External Voltage Reference Input for the Reference DACs
REFCLK	0	—	REFCLK output signal is a postscaled derivative of the system clock
	MOS compa		
	nitt Trigger in	out with C	MOS levels P = Power O = Output

TTL = Transistor-Transistor Logic

Pin Name	Pin Type	Buffer Type	Description
FLT1-FLT23		ST	Fault Inputs to PWM Module
SYNCI1-SYNCI4	I	ST	External synchronization signal to PWM Master Time Base
SYNCO1-SYNCO2	0		PWM Master Time Base for external device synchronization
PWM1L	0	—	PWM1 Low output
PWM1H	0	—	PWM1 High output
PWM2L	0		PWM2 Low output
PWM2H	0	—	PWM2 High output
PWM3L	0	_	PWM3 Low output
PWM3H	0	_	PWM3 High output
PWM4L	0		PWM4 Low output
PWM4H	0	_	PWM4 High output
PWM5L	0		PWM5 Low output
PWM5H	0		PWM5 High output
PWM6L	0	_	PWM6 Low output
PWM6H	0	_	PWM6 High output
PWM7L	0	—	PWM7 Low output
PWM7H	0		PWM7 High output
PWM8L	0		PWM8 Low output
PWM8H	0		PWM8 High output
PWM9L	0		PWM9 Low output
PWM9H	0	—	PWM9 High output
PGED1	I/O	ST	Data I/O pin for programming/debugging communication Channel 1
PGEC1	I	ST	Clock input pin for programming/debugging communication Channel 1
PGED2	I/O	ST	Data I/O pin for programming/debugging communication Channel 2
PGEC2	I	ST	Clock input pin for programming/debugging communication Channel 2
PGED3	I/O	ST	Data I/O pin for programming/debugging communication Channel 3
PGEC3	I	ST	Clock input pin for programming/debugging communication Channel 3
MCLR	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
AVDD	P	Р	Positive supply for analog modules
AVss	Р	Р	Ground reference for analog modules
Vdd	Р	_	Positive supply for peripheral logic and I/O pins
VCAP/VDDCORE	Р		CPU logic filter capacitor connection
Vss	Р	_	Ground reference for logic and I/O pins
Legend: CMOS = C ST = Schm	MOS compa itt Trigger in		

TABLE 1-1. DINCUT I/O DESCRIPTIONS (CONTINUED)

ST = Schmitt Trigger input with CMOS levels TTL = Transistor-Transistor Logic

www.DataSacetsUk@Behip Technology Inc.

NOTES:

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS

- **Note 1:** This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 dsPIC33FJ64GS406/606/608/610 and family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see Microchip the web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

GettingstartedwiththedsPIC33FJ32GS406/606/608/610anddsPIC33FJ64GS406/606/608/610family of16-bitDigital Signal Controllers (DSC) requires attention to aminimal set of device pin connections beforeproceeding with development. The following is a list ofpin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (regardless if ADC module is not used)
- (see Section 2.2 "Decoupling Capacitors")
- VCAP/VDDCORE (see Section 2.3 "Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used (see Section 2.6 "External Oscillator Pins")


2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD, and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB track inductance.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP/VDDCORE pin, which is used to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD, and must have a capacitor between 4.7 μ F and 10 μ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to **Section 27.0** "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP/VDDCORE. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 24.2** "**On-Chip Voltage Regulator**" for details.

2.4 Master Clear (MCLR) Pin

The MCLR pin provides for two specific device functions:

www.DataSheet4U.com


- Device Reset
- · Device programming and debugging.

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{\text{MCLR}}$ pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





Note 1: $R \le 10 \ k\Omega$ is recommended. A suggested starting value is $10 \ k\Omega$. Ensure that the MCLR pin VIH and VIL specifications are met.

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGCx and PGDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 2, MPLAB[®] ICD 3, or MPLAB[®] REAL ICETM.

For more information on ICD 2, ICD 3, and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.


- *"MPLAB[®] ICD 2 In-Circuit Debugger User's Guide"* DS51331
- *"Using MPLAB[®] ICD 2"* (poster) DS51265
- *"MPLAB[®] ICD 2 Design Advisory"* DS51566
- *"Using MPLAB[®] ICD 3"* (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE™ In-Circuit Debugger User's Guide" DS51616
- "Using MPLAB[®] REAL ICE™" (poster) DS51749

2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 4 MHz < FIN < 8 MHz to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV, and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration Word.

2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3, or REAL ICE is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the ADPCFG and ADPCFG2 registers.

The bits in the registers that correspond to the A/D pins that are initialized by MPLAB ICD 2, ICD 3, or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device. If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the ADPCFG and ADPCFG2 registers during initialization of the ADC module.

When MPLAB ICD 2, ICD 3, or REAL ICE is used as a programmer, the user application firmware must correctly configure the ADPCFG and ADPCFG2 registers. Automatic initialization of these registers is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternatively, connect a 1k to 10k resistor to Vss on unused pins and drive the output to logic low.

2.10 Typical Application Connection Examples

Examples of typical application connections are shown in Figure 2-4 through Figure 2-11.

FIGURE 2-4: DIGITAL PFC IVACI FET VHV_BUS K1 VAC K2 FET Driver ADC Channel ADC Channel PWM Output ADC Channel dsPIC33FJ32GS406









FIGURE 2-6: SINGLE-PHASE SYNCHRONOUS BUCK CONVERTER







www.DataSheet4U.com





FIGURE 2-8: OFF-LINE UPS

www.DataSheet4U.com

FIGURE 2-9: **INTERLEAVED PFC**









FIGURE 2-10: PHASE-SHIFTED FULL-BRIDGE CONVERTER



3.0 CPU

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 2.** "CPU" (DS70204) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies from device to device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The sixteenth working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

There are two classes of instruction in the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction

cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model for the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 is shown in Figure 3-2.

3.1 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program-to-data space mapping feature lets any instruction access program space as if it were data space.

3.2 DSP Engine Overview

The DSP engine features a high-speed, 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value up to 16 bits, right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal realtime performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.


3.3 Special MCU Features


The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 features a 17-bit by 17-bit single-cycle multiplier that is shared by both the MCU ALU and DSP engine. The multiplier can perform signed, unsigned and mixed sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication not only allows you to perform mixed sign multiplication, it also achieves accurate results for special operations, such as (-1.0) x (-1.0).

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 supports 16/16 and 32/16 divide operations, both fractional and integer. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A 40-bit barrel shifter is used to perform up to a 16-bit left or right shift in a single cycle. The barrel shifter can be used by both MCU and DSP instructions.

FIGURE 3-1: dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 CPU CORE BLOCK DIAGRAM





3.4 CPU Control Registers

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA ⁽¹⁾	SB ⁽¹⁾	OAB	SAB ^(1,4)	DA	DC
bit 15							bit 8
(0)	(2)	(2)					
R/W-0 ⁽²⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> ⁽²⁾		RA	Ν	OV	Z	С
bit 7							bit 0
Legend:							
C = Clearable	bit	R = Readable	e bit	U = Unimplei	mented bit, read	as '0'	
S = Settable b	it	W = Writable	bit	-n = Value at	POR		
'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown		
bit 15	OA: Accumu	lator A Overflov	v Status bit				
	1 = Accumula	ator A overflowe	ed				
bit 14		lator B Overflov					
511 14		ator B overflowe					
		ator B has not c					
bit 13	SA: Accumul	ator A Saturatio	on 'Sticky' Sta	tus bit ⁽¹⁾			
		ator A is saturat ator A is not sat		en saturated at	some time		
bit 12	SB: Accumul	ator B Saturatio	on 'Sticky' Sta	tus bit ⁽¹⁾			
		ator B is saturat ator B is not sat		en saturated at	some time		
bit 11	0AB: 0A 0	B Combined A	ccumulator O	verflow Status	bit		
		ators A or B hav ccumulators A		erflowed			
bit 10	SAB: SA S	B Combined A	ccumulator 'Si	icky' Status bit	(1,4)		
	1 = Accumula		saturated or	have been sat	urated at some t	ime in the past	i
bit 9	DA: DO Loop	Active bit					
	1 = DO loop ir 0 = DO loop n	n progress ot in progress					
bit 8	-	U Half Carry/B	orrow bit				
	1 = A carry-c			for byte-sized of	data) or 8th low-c	order bit (for wo	rd-sized data)
	0 = No carry			oit (for byte-siz	ed data) or 8th	low-order bit (f	or word-sized
Note 1: This	s bit can be rea	ad or cleared (n	ot set).				
Lev					RCON<3>) to for <3> = 1. User in		

REGISTER 3-1: SR: CPU STATUS REGISTER

3: The IPL<2:0> Status bits are read-only when NSTDIS = 1 (INTCON1<15>).

4: Clearing this bit will clear SA and SB.

REGISTER 3-1: SR: CPU STATUS REGISTER (CONTINUED)

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ⁽²⁾ 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)
bit 4	RA: REPEAT Loop Active bit 1 = REPEAT loop in progress 0 = REPEAT loop not in progress
bit 3	N: MCU ALU Negative bit 1 = Result was negative 0 = Result was non-negative (zero or positive)
bit 2	 OV: MCU ALU Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of a magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred
bit 1	 Z: MCU ALU Zero bit 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)
bit 0	C: MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred

- **Note 1:** This bit can be read or cleared (not set).
 - 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level (IPL). The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
 - **3:** The IPL<2:0> Status bits are read-only when NSTDIS = 1 (INTCON1<15>).
 - 4: Clearing this bit will clear SA and SB.

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
			US	EDT ⁽¹⁾		DL<2:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF
bit 7							bit C
Legend:		C = Clearable	e bit				
R = Readabl	e bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	
0' = Bit is cle	ared	ʻx = Bit is unk	nown	U = Unimple	mented bit, rea	ad as '0'	
hit 15 10	Unimplome	ntadi Daad aa '	o '				
bit 15-13 bit 12	-	nted: Read as ' ultiply Unsigned/		rol hit			
		gine multiplies a	0				
		gine multiplies a					
bit 11		DO Loop Termina		bit ⁽¹⁾			
	1 = Termina 0 = No effec	te executing DO	loop at end o	f current loop it	eration		
bit 10-8	DL<2:0>: D	D Loop Nesting I	_evel Status I	oits			
	111 = 7 DO	loops active					
	•						
	•						
	001 = 1 DO	•					
bit 7	000 = 0 DO	A Saturation En	abla hit				
		lator A saturatio					
		lator A saturatio					
bit 6	SATB: ACC	B Saturation En	able bit				
		lator B saturatio					
		lator B saturatio					
bit 5		ita Space Write f		•	Enable bit		
		ace write saturat ace write saturat					
bit 4	•	ccumulator Satu		Select bit			
	1 = 9.31 sat	uration (super sa	aturation)				
		uration (normal					
bit 3		nterrupt Priority					
		errupt Priority Le errupt Priority Le					
bit 2		am Space Visibili					
	•	n space visible ir					
	0	n space not visib		ace			
bit 1	-	ding Mode Selec	-				
		conventional) ro					
		d (convergent) r	-				
bit 0	-	r Fractional Mult mode enabled fo	-				
	1 - Interer	مممام مممامامما أحم	n DCD multin	h / a a a			

Note 1: This bit will always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

3.5 Arithmetic Logic Unit (ALU)

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157) for information on the SR bits affected by each instruction.

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

3.5.1 MULTIPLIER

Using the high-speed, 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/ 16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.6 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/ subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 is a single-cycle instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources can be used concurrently by the same instruction (for example, ED, EDAC).

The DSP engine can also perform inherent accumulator-to-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:


- Fractional or integer DSP multiply (IF)
- Signed or unsigned DSP multiply (US)
- Conventional or convergent rounding (RND)
- Automatic saturation on/off for ACCA (SATA)
- Automatic saturation on/off for ACCB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACCSAT)

A block diagram of the DSP engine is shown in Figure 3-3.

Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	A = (x - y)2	No
EDAC	A = A + (x - y)2	No
MAC	A = A + (x * y)	Yes
MAC	A = A + x2	No
MOVSAC	No change in A	Yes
MPY	A = x * y	No
MPY	A = x 2	No
MPY.N	A = -x * y	No
MSC	A = A - x * y	Yes

TABLE 3-1: DSP INSTRUCTIONS SUMMARY





3.6.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. Signed to 40 bits. Integer data is inherently represented as a signed 2's complement value, where the Most Significant bit (MSb) is defined as a sign bit. The range of an N-bit 2's complement integer is -2^{N-1} to $2^{N-1} - 1$.

- For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0.
- For a 32-bit integer, the data range is
 -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a 2's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit 2's complement fraction with this implied radix point is -1.0 to $(1 - 2^{1-N})$. For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518x10⁻⁵. In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product that has a precision of 4.65661 x 10⁻¹⁰.

The same multiplier is used to support the MCU multiply instructions, which include integer 16-bit signed, unsigned and mixed sign multiply operations.

The MUL instruction can be directed to use byte or word-sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

3.6.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/ subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its preaccumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled using the barrel shifter prior to accumulation.

3.6.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true or complement data into the other input.

- In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented).
- In the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented.

The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits, 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block that controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described previously and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits support saturation and overflow:

- · OA: ACCA overflowed into guard bits
- · OB: ACCB overflowed into guard bits
- SA: ACCA saturated (bit 31 overflow and saturation) or

ACCA overflowed into guard bits and saturated (bit 39 overflow and saturation)

 SB: ACCB saturated (bit 31 overflow and saturation) or

ACCB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- OAB: Logical OR of OA and OB
- · SAB: Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register are set (refer to **Section 7.0** "Interrupt Controller"). This allows the user application to take immediate action, for example, to correct system gain.

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user application. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and will be saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and thus, indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, SA and SB bits will generate an arithmetic warning trap when saturation is disabled.

The Overflow and Saturation Status bits can optionally be viewed in the STATUS Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). Programmers can check one bit in the STATUS register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This is useful for complex number arithmetic, which typically uses both accumulators.

The device supports three Saturation and Overflow modes:

- Bit 39 Overflow and Saturation: When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive
 9.31 (0x7FFFFFFFFF) or maximally negative
 9.31 value (0x800000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. This condition is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (such as gain calculations).
- Bit 31 Overflow and Saturation: When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFF) or maximally negative 1.31 value (0x008000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. When this Saturation mode is in effect, the guard bits are not used, so the OA, OB or OAB bits are never set.
- Bit 39 Catastrophic Overflow: The bit 39 Overflow Status bit from the adder is used to set the SA or SB bit, which remains set until cleared by the user application. No saturation operation is performed, and the accumulator is allowed to overflow, destroying its sign. If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

3.6.3 ACCUMULATOR 'WRITE BACK'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

- W13, Register Direct: The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
- [W13] + = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

www.DataSheet4U.com

3.6.3.1 Round Logic

The round logic is a combinational block that performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value that is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word is simply discarded.

Conventional rounding zero-extends bit 15 of the accumulator and adds it to the ACCxH word (bits 16 through 31 of the accumulator).

- If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented.
- If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged.

A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (bit 16 of the accumulator) of ACCxH is examined:

- If it is '1', ACCxH is incremented.
- If it is '0', ACCxH is not modified.

Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC), or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see **Section 3.6.3.2 "Data Space Write Saturation"**). For the MAC class of instructions, the accumulator writeback operation functions in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

3.6.3.2 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated, but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly:

- For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF.
- For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000.

The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

3.6.4 BARREL SHIFTER

The barrel shifter can perform up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 and 31 for right shifts, and between bit positions 0 and 16 for left shifts.

NOTES:

4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *dsPIC33F/PIC24H Family Reference Manual*, "Section 4. **Program Memory**" (DS70202), which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access to program memory from the data space during code execution.


4.1 Program Address Space

The program address memory space of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.6 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory maps for the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices are shown in Figure 4-1.

FIGURE 4-1: PROGRAM MEMORY MAPS FOR dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 DEVICES



4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (see Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during the code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 7.1 "Interrupt Vector Table"**.

msw Address	most significat	nt word	least significant wor	d PC Address (Isw Address)
	23	16	8	0
0x000001	00000000			0x000000
0x000003	00000000			0x000002
0x000005	00000000			0x000004
0x000007	00000000			0x000006
	Program Memory 'Phantom' Byte (read as '0')	Ins	struction Width	

FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

4.2 Data Address Space

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 CPU has a separate 16-bit-wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps is shown in Figure 4-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15>=0) is used for implemented memory addresses, while the upper half (EA<15>=1) is reserved for the Program Space Visibility area (see Section 4.6.3 "Reading Data From Program Memory Using Program Space Visibility").

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices implement up to 9 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve data space memory usage efficiency, the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] that results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

www.DataSheet4U.com

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

Note:	The actual set of peripheral features and
	interrupts varies by the device. Refer to
	the corresponding device tables and
	pinout diagrams for device-specific
	information.

4.2.4 NEAR DATA SPACE

The 8 Kbyte area between 0x0000 and 0x1FFF is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an Address Pointer.





FIGURE 4-4: DATA MEMORY MAP FOR DEVICES WITH 8 KB RAM MSB LSB 16 bits Address Address MSb LSb 0x0001 0x0000 2 Kbyte SFR Space SFR Space 0x07FE 0x07FF 0x0800 0x0801 X Data RAM (X) 8 Kbyte 0x17FF 0x17FE Near Data 0x1801 0x1800 Space Y Data RAM (Y) 0x1FFF 0x1FFE 0x2001 0x2000 0x27FF 0x27FE 0x2801 0x2800 0x8001 0x8000 X Data Unimplemented (X) Optionally Mapped into Program Memory 0xFFFE 0xFFFF



4.2.5 X AND Y DATA SPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. X data space has separate read and write data buses. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

4.2.6 DMA RAM

Some devices contain 1 Kbyte of dual ported DMA RAM, which is located at the end of Y data space. Memory locations that are part of Y data RAM and are in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

WREG0	R L L	Di+ 15	Di+ 11	Bit 12	Di4 10	Di4 11	01 10	o tia	8 +! 0	∠ #a	a ii a	2 # C	r +ia	Di+ 2	c #0	1	0 ti a	AII
EGO	Addr	DIL 13	DIL 14	21 10				DILS	DILO) 110		011.0	DI 4		7 110			Resets
	0000						×	Working Register 0	er 0									0000
WREG1	0002						5	Working Register 1	sr 1									0000
WREG2	0004						5	Working Register 2	sr 2									0000
WREG3	9000						5	Working Register 3	∋r 3									0000
WREG4	8000						>	Working Register 4	3r 4									0000
WREG5	000A						5	Working Register 5	er 5									0000
WREG6	0000						>	Working Register 6	er 6									0000
WREG7	000E						5	Working Register 7	sr 7									0000
WREG8	0010						5	Working Register 8	<u>sr</u> 8									0000
WREG9	0012						>	Working Register 9	er 9									0000
WREG10	0014						Ň	Working Register 10	r 10									0000
WREG11	0016						Ň	Working Register 11	ir 11									0000
WREG12	0018						Ň	Working Register 12	r 12									0000
WREG13	001A						Ň	Working Register 13	r 13									0000
WREG14	001C						Ň	Working Register 14	r 14									0000
WREG15	001E						Ň	Working Register 15	r 15									0800
SPLIM	0020						Stack	Stack Pointer Limit Register	Register									XXXX
ACCAL	0022							ACCAL										XXXX
ACCAH	0024							ACCAH										XXXX
ACCAU	0026	ACCA<39>		ACCA<39> ACCA<39>	ACCA<39>	ACCA<39>	ACCA<39>	ACCA<39>	ACCA<39>				ACCAU	_				хххх
ACCBL	0028							ACCBL										хххх
ACCBH	002A							ACCBH										хххх
ACCBU	002C	ACCB<39>	ACCB<39>	ACCB<39>	ACCB<39>	ACCB<39>	ACCB<39>	ACCB<39>	ACCB<39>				ACCBU	-				хххх
PCL	002E						Program C	Program Counter Low Word Register	ord Register									0000
PCH	0030	Ι		I		Ι	Ι		I			Program (Program Counter High Byte Register	h Byte R	egister			0000
TBLPAG	0032	Ι		Ι		Ι	Ι	Ι	1			Table Pag	Table Page Address Pointer Register	ointer R	egister			0000
PSVPAG	0034	I		I	Ι	Ι	Ι	1	1		Program	Memory Vis	Program Memory Visibility Page Address Pointer Register	Address	: Pointer I	Register		0000
RCOUNT	0036						Repeat	Repeat Loop Counter Register	Register									XXXX
DCOUNT	0038							DCOUNT<15:0>	6									XXXX
DOSTARTL	003A						DOST	DOSTARTL<15:1>									0	XXXX
DOSTARTH	003C	I	Ι	I	I	I	Ι	I	I				SÕQ	DOSTARTH<5:0>	<2:0>		_	00xx
DOENDL	003E						DOE	DOENDL<15:1>									0	XXXX
DOENDH	0040	I	Ι	I	Ι	Ι	Ι	I	I					DOENDH	т		_	00xx
	0042	OA	OB	SA	SB	OAB	SAB	DA	DC	IPL2	IPL1	IPL0	RA	z	V	Z	c	0000
CORCON	0044	I	Ι	I	SN	EDT		DL<2:0>		SATA	SATB	SATDW	ACCSAT	IPL3	PSV	RND	F	0000
MODCON	0046	XMODEN	YMODEN	I			BWM<3:0>	<3:0>			ΥW	YWM<3:0>			XWM<3:0>	3:0>		0000
Legend:	x = unkn	iown value on	Reset, — = L	\mathbf{x} = unknown value on Reset, — = unimplemented, read as		Reset values	0'. Reset values are shown in hexadecimal.	hexadecimal.										

www.DotaSheet4Jagom

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7 Bit 6 Bit 5	Bit 6	Bit 5	Bit 4	Bit 3	Bit 3 Bit 2 Bit 1	Bit 1	Bit 0	All Resets
XMODSRT	0048						×	XS<15:1>									0	XXXX
XMODEND 004A	004A						×	XE<15:1>									1	XXXX
YMODSRT	004C						×	YS<15:1>									0	XXXX
YMODEND 004E	004E						۲	YE<15:1>									1	XXXX
XBREV	0050	BREN						Х₿	XB<14:0>									XXXX
DISICNT	0052	Ι	-					Disable Ir	Disable Interrupts Counter Register	nter Regi	ster							XXXX
Legend:	x = unknc	own value on	\mathbf{x} = unknown value on Reset, — = unimplemented, read	inimplemented	d, read as '0'.	Reset values	as '0'. Reset values are shown in hexadecimal.	hexadecimal.										

	All Resets	0000	000	000	000
			00	Е 00	JE 00
	Bit 0	CNOIE	CN16IE	CN0PU	CN16PL
EVICES	Bit 1	CN1IE	CN17IE	CN1PUE	CN17PUE
3/610 DE	Bit 2	CN2IE	CN18IE	CN2PUE	CN18PUE
34GS608	Bit 3	CN3IE CN2IE CN1IE CN0IE	CN19IE	CN3PUE	CN19PUE
IC33FJ6	Bit 4	CN4IE	CN20IE	CN4PUE	CN20PUE
ND dsP	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2	CN5IE	CN23IE CN22IE CN21IE CN20IE CN19IE CN18IE CN17IE CN16IE 0000	IPUE CN10PUE CN9PUE CN8PUE CN7PUE CN6PUE CN5PUE CN5PUE CN3PUE CN2PUE CN1PUE CN0PUE 0000	CN23PUE CN22PUE CN21PUE CN20PUE CN19PUE CN18PUE CN17PUE CN16PUE 0000
8/610 A	Bit 6		CN22IE	CN6PUE	CN22PUE
32GS60	Bit 7	CN7IE CN6IE	CN23IE	CN7PUE	CN23PUE
PIC33FJ	Bit 8	CN8IE	Ι	CN8PUE	I
OR ds	Bit 9		Ι	CN9PUE	I
R MAP I	Bit 10	CN10IE	Ι	CN10PUE	I
EGISTE	Bit 11	CN11IE	Ι	CN11PUE	I
TION RI	Bit 12	CN12IE	Ι	CN12PUE	I
DTIFICA	Bit 13	CN13IE		CN13PUE	I
TABLE 4-2: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJ32GS608/610 AND dsPIC33FJ64GS608/610 DEVICES	Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10	0060 CN15IE CN14IE CN13IE CN12IE CN11IE CN10IE CN9IE		CNPU1 0068 CN15PUE CN14PUE CN13PUE CN12PUE CN11	I
CHA	Bit 15	CN15IE		CN15PUE	l
4-2:	SFR Addr	0900	0062	0068	006A
TABLE	File SFR Name Addr	CNEN1	CNEN2 0062	CNPU1	CNPU2 006A

--- = unimplemented, read as '0'. Reset values are shown in hexadecimal. x = unknown value on Reset, Legend:

CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJ32GS406/606 AND dsPIC33FJ64GS406/606 DEVICES TABLE 4-3:

	5)).				
File Name	File SFR Name Addr	Bit 15	Bit 15 Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0900	CN15IE	CN14IE	CNEN1 0060 CN15IE CN14IE CN13IE CN12IE CN11IE CN10IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CNOIE	0000
CNEN2 0062	0062	Ι	I	I		I	I	I	I	CN23IE CN22IE	CN22IE	I	I	I	CN18IE	CN18IE CN17IE CN16IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CNPU1 0068 CN15PUE CN14PUE CN13PUE CN12PUE CN11	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	IPUE CN10PUE CN9PUE CN8PUE CN7PUE CN6PUE CN6PUE CN4PUE CN3PUE CN2PUE CN1PUE CN0PUE 0000	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CNOPUE	0000
CNPU2 006A	006A	Ι	I	I	I	I		I	Ι	CN23PUE CN22PUE	CN22PUE	Ι	I	I	CN18PUE	CN18PUE CN17PUE CN16PUE 0000	CN16PUE	0000
Legend:	×		alue on Res	 eccend: $y = 1$ inknown value on Reset $- = 1$ inimulemented read as 'n'. Reset values are shown in hexadecimal	nnlemented	read as '∩'	Reset value	es are show	n in hexade	scimal								

5 Ley-

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

m m	TABLE 4	4-4:	INTE	ERRUP	T CONT	INTERRUPT CONTROLLER RE		TER M/	VP FOR	dsPIC3	GISTER MAP FOR dsPIC33FJ64GS610 DEVICES	S610 DE	EVICES						
NI OUCLE CAUE OUCLE CAUE MAULE MAU				Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9		Bit 7	Bit 6	Bit 5			Bit 2			All Resets
000 Mitter Mitter <th>TCON1 (</th> <th></th> <th></th> <th>OVAERR</th> <th></th> <th>COVAERR</th> <th>COVBERR</th> <th>OVATE</th> <th></th> <th>-</th> <th>SFTACERR</th> <th>DIVOERR</th> <th>DMACERR</th> <th></th> <th></th> <th>STKERR</th> <th></th> <th>I</th> <th>0000</th>	TCON1 (OVAERR		COVAERR	COVBERR	OVATE		-	SFTACERR	DIVOERR	DMACERR			STKERR		I	0000
1000 1000 <t< td=""><td></td><td></td><td>ALTIVT</td><td>DISI</td><td>Ι</td><td>Ι</td><td>Ι</td><td> </td><td> </td><td>Ι</td><td>Ι</td><td> </td><td>Ι</td><td>INT4EP</td><td>INT3EP</td><td>INT2EP</td><td>INT1EP</td><td>INTOEP</td><td>0000</td></t<>			ALTIVT	DISI	Ι	Ι	Ι			Ι	Ι		Ι	INT4EP	INT3EP	INT2EP	INT1EP	INTOEP	0000
0000 UTM UTM </td <td></td> <td>0084</td> <td>I</td> <td>DMA1IF</td> <td>ADIF</td> <td>U1TXIF</td> <td>U1RXIF</td> <td>SPI11F</td> <td>SPI1EIF</td> <td>T3IF</td> <td>T2IF</td> <td>OC2IF</td> <td>IC2IF</td> <td>DMA0IF</td> <td>T11F</td> <td>OC1IF</td> <td>IC1IF</td> <td>INTOIF</td> <td>0000</td>		0084	I	DMA1IF	ADIF	U1TXIF	U1RXIF	SPI11F	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T11F	OC1IF	IC1IF	INTOIF	0000
0006 -				U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	Ι	Ι	Ι	INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF	0000
0000 1 = 0 = </td <td></td> <td>0088</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>I</td> <td>Ι</td> <td>Ι</td> <td>IC4IF</td> <td>IC3IF</td> <td>DMA3IF</td> <td>C1IF</td> <td>C1RXIF</td> <td>SPI2IF</td> <td>SPI2EIF</td> <td>0000</td>		0088	Ι	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF	0000
00000 1 1 0 0 1 1 0 1 <td></td> <td>008A</td> <td> </td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>QE11F</td> <td>PSEMIF</td> <td>Ι</td> <td>Ι</td> <td>INT4IF</td> <td>INT3IF</td> <td>Ι</td> <td>Ι</td> <td>MI2C2IF</td> <td>SI2C2IF</td> <td>Ι</td> <td>0000</td>		008A		Ι	Ι	Ι	Ι	QE11F	PSEMIF	Ι	Ι	INT4IF	INT3IF	Ι	Ι	MI2C2IF	SI2C2IF	Ι	0000
Oucle Muntic Muncic Muncic<		308C	Ι	Ι	Ι	Ι	QE12IF	Ι	PSESMIF	Ι	Ι	C1TXIF	Ι	Ι	Ι		U1EIF	I	0000
0000 ICACPLIF ICACPLIF <t< td=""><td></td><td></td><td></td><td></td><td>ADCP12IF</td><td>I</td><td>I</td><td>1</td><td>1</td><td>I</td><td>I</td><td>I</td><td>1</td><td>ADCP111F</td><td></td><td></td><td></td><td>I</td><td>0000</td></t<>					ADCP12IF	I	I	1	1	I	I	I	1	ADCP111F				I	0000
0000 </td <td></td> <td></td> <td></td> <td>ADCP0IF</td> <td>I</td> <td>I</td> <td>I</td> <td> </td> <td>AC4IF</td> <td>AC3IF</td> <td>AC2IF</td> <td>PWM9IF</td> <td>PWM8IF</td> <td>PWM7IF</td> <td>PWM6IF</td> <td></td> <td>PWM4IF</td> <td></td> <td>0000</td>				ADCP0IF	I	I	I		AC4IF	AC3IF	AC2IF	PWM9IF	PWM8IF	PWM7IF	PWM6IF		PWM4IF		0000
000 1 0m/it 0m/it run 0m/it run< run		0092	1	I	I	I	I	I	1	I	Ι	Ι	ADCP7IF	ADCP6IF				ADCP2IF	0000
0000 UTXIE UTXIE TAGE TAGE <		0094		DMA1IE	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMAOIE	T1IE	OC1IE	IC1IE	INTOIE	0000
008 ··· <td></td> <td></td> <td></td> <td>U2RXIE</td> <td>INT2IE</td> <td>T5IE</td> <td>T4IE</td> <td>OC4IE</td> <td>OC3IE</td> <td>DMA2IE</td> <td>I</td> <td>I</td> <td>1</td> <td>INT11E</td> <td>CNIE</td> <td>AC1IE</td> <td>MI2C1IE</td> <td>SI2C1IE</td> <td>0000</td>				U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	I	I	1	INT11E	CNIE	AC1IE	MI2C1IE	SI2C1IE	0000
0001 □ <td></td> <td>8600</td> <td>1</td> <td>I</td> <td>I</td> <td>I</td> <td>I</td> <td>I</td> <td>1</td> <td>I</td> <td>Ι</td> <td>IC4IE</td> <td>IC3IE</td> <td>DMA3IE</td> <td>C1IE</td> <td>C1RXIE</td> <td>SPI2IE</td> <td>SPI2EIE</td> <td>0000</td>		8600	1	I	I	I	I	I	1	I	Ι	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE	0000
0000		A900		I	I	Ι	Ι	QEI1IE	PSEMIE	Ι	Ι	INT4IE	INT3IE	Ι	Ι	MI2C2IE	SI2C2IE	I	0000
0000 PMM2LE DMM2LE DMM3LE DMM3LE </td <td></td> <td>200C</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>QEI2IE</td> <td>Ι</td> <td>PSESMIE</td> <td>Ι</td> <td>Ι</td> <td>C1TXIE</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>U2EIE</td> <td>U1EIE</td> <td>I</td> <td>0000</td>		200C	Ι	Ι	Ι	Ι	QEI2IE	Ι	PSESMIE	Ι	Ι	C1TXIE	Ι	Ι	Ι	U2EIE	U1EIE	I	0000
0x0< LOCPLIE LOCPLIE <thlocplie< th=""> <thlocplie< th=""> <thloc< td=""><td></td><td></td><td></td><td></td><td>ADCP12IE</td><td>Ι</td><td>Ι</td><td>Ι</td><td>1</td><td>Ι</td><td>Ι</td><td>Ι</td><td>Ι</td><td>ADCP11IE</td><td>ADCP10IE</td><td>ADCP9IE</td><td>ADCP8IE</td><td>I</td><td>0000</td></thloc<></thlocplie<></thlocplie<>					ADCP12IE	Ι	Ι	Ι	1	Ι	Ι	Ι	Ι	ADCP11IE	ADCP10IE	ADCP9IE	ADCP8IE	I	0000
0x2 ··· <td></td> <td></td> <td>DCP1IE /</td> <td>ADCP0IE</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>AC4IE</td> <td>AC3IE</td> <td>AC2IE</td> <td>PWM9IE</td> <td>PWM8IE</td> <td>PWM7IE</td> <td>PWM6IE</td> <td>PWM5IE</td> <td></td> <td>PWM3IE</td> <td>0000</td>			DCP1IE /	ADCP0IE	Ι	Ι	Ι	Ι	AC4IE	AC3IE	AC2IE	PWM9IE	PWM8IE	PWM7IE	PWM6IE	PWM5IE		PWM3IE	0000
		00A2	Ι	Ι	Ι	Ι	Ι	Ι	1	Ι	Ι	Ι	ADCP7IE	ADCP6IE		ADCP4IE	ADCP3IE	ADCP2IE	0000
		D0A4	1		T11P<2:0>		1)C1IP<2:0>		Ι		IC11P<2:0>		I		NT0IP<2:0>	_	444
0048 − ·		00A6	Ι		T2IP<2:0>		Ι	0)C2IP<2:0>		Ι		IC2IP<2:0>		Ι	Ō	MA0IP<2:0	^	444
00A DMAIP-2:0> DITAP-2:0> UTXP-2:0> 00A <		00A8		٦	J1RXIP<2:0	^	I	S	PI1IP<2:0>				SPI1EIP<2:0	^	I		T3IP<2:0>		0444
		AAO C		Ι	Ι		I	D	MA1IP<2:0>	^			ADIP<2:0>		Ι		J1TXIP<2:0	Δ	0044
00E <td></td> <td>DAC</td> <td> </td> <td></td> <td>CNIP<2:0></td> <td></td> <td>Ι</td> <td>4</td> <td>\C1IP<2:0></td> <td></td> <td>Ι</td> <td></td> <td>MI2C1IP<2:0</td> <td><</td> <td>Ι</td> <td>S</td> <td>12C1IP<2:0</td> <td>^</td> <td>4444</td>		DAC			CNIP<2:0>		Ι	4	\C1IP<2:0>		Ι		MI2C1IP<2:0	<	Ι	S	12C1IP<2:0	^	4444
		JOAE		Ι	Ι	I	I	I		Ι	Ι			Ι		=	NT1IP<2:0>	^	0004
		00B0			T4IP<2:0>		I	0)C4IP<2:0>				OC3IP<2:0:	^	Ι	D	MA2IP<2:0	^	444
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		00B2		١	J2TXIP<2:0:	^		,U	2RXIP<2:0>				INT2IP<2:0:	~	Ι		T5IP<2:0>		444
		00B4			C1IP<2:0>		I	C	1RXIP<2:0>		Ι		SPI2IP<2:0:	^		SI	PI2EIP<2:0	4	444
000C <td></td> <td>00B6</td> <td> </td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td></td> <td>C4IP<2:0></td> <td></td> <td>Ι</td> <td></td> <td>IC3IP<2:0></td> <td></td> <td>Ι</td> <td>D</td> <td>MA3IP<2:0</td> <td>^</td> <td>0444</td>		00B6		Ι	Ι	Ι	Ι		C4IP<2:0>		Ι		IC3IP<2:0>		Ι	D	MA3IP<2:0	^	0444
		JOBC		Ι	Ι	Ι	Ι	M	12C2IP<2:0>	•	Ι		SI2C2IP<2:0	4	Ι		Ι	I	0440
0000 <td></td> <td>JOBE</td> <td> </td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>1</td> <td>VT4IP<2:0></td> <td></td> <td>Ι</td> <td></td> <td>INT3IP<2:0:</td> <td>^</td> <td>Ι</td> <td> </td> <td>Ι</td> <td>I</td> <td>0440</td>		JOBE		Ι	Ι	Ι	Ι	1	VT4IP<2:0>		Ι		INT3IP<2:0:	^	Ι		Ι	I	0440
		00C0		Ι	Ι	I	I	U	EI1IP<2:0>		Ι	_	PSEMIP<2:0	^			Ι		0440
00C6 -		00C4		Ι	Ι	Ι	Ι	ר	J2EIP<2:0>		Ι		U1EIP<2:0>		Ι		Ι	I	0440
00C8 - QE[2]P-2:0> -		30C6		Ι	Ι	Ι	Ι	C	1TXIP<2:0>		Ι	Ι	Ι	Ι	Ι		Ι	Ι	0400
00CC - ADCP10IP<2:0> - ADCP9IP<2:0> - ADCP9IP<2:0>		30C8			QEI2IP<2:0>	_	Ι	I		Ι	Ι	ц	SESMIP<2:	<0					4040
		2000		AI	CP10IP<2:	<0	Ι	AC	CP9IP<2:0:	^	Ι	7	ADCP8IP<2:(~	Ι	Ι	Ι	Ι	4440

TABLE 4-4:	4-4:		ERRUF	INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ64GS610 DEVICES (CONTINUED)	ROLLEF	REGIS	TER M	AP FOR	dsPIC3	3FJ64G	S610 DE	EVICES (CONTIN	UED)				
File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC21	00CE	Ι	Ι	Ι	I	Ι	I	I	I	Ι	A	ADCP12IP<2:0>	<0	I	AL	ADCP111P<2:0>	<u>^</u>	0044
IPC23	00D2	Ι		PWM2IP<2:0>	6	Ι	Ē	PWM1IP<2:0>	^	Ι	Ι	I	Ι	Ι	1	Ι	I	4400
IPC24	00D4	Ι		PWM6IP<2:0>	6	Ι	Ē	PWM5IP<2:0>	٨	Ι	÷	PWM4IP<2:0>	4	Ι	Ч	PWM3IP<2:0>	^	4444
IPC25	00D6	Ι		AC2IP<2:0>		Ι	Ē	PWM9IP<2:0>	^	I		PWM8IP<2:0>	4		4	PWM7IP<2:0>		444
IPC26	00D8	Ι	Ι	Ι	-	-	I	I	I	Ι		AC4IP<2:0>		Ι		AC3IP<2:0>		0044
IPC27	00DA	Ι		ADCP1IP<2:0>	~0	-	AI	ADCP0IP<2:0>	4	Ι	Ι	-	-	-	-	Ι		4400
IPC28	DODC	Ι		ADCP5IP<2:0>	~0	-	AI	ADCP4IP<2:0>	4	Ι	1	ADCP3IP<2:0>	6		AI	ADCP2IP<2:0>	۸	444
IPC29	DODE	Ι	Ι	Ι	-	-	I	I	I	Ι	1	ADCP7IP<2:0>	6		AI	ADCP6IP<2:0>	۸	0044
INTTREG 00E0	00E0		Ι	Ι	Ι		ILR<3:0>	3:0>		Ι			VE	VECNUM<6:0>				0000
Legend:	×	unknown \	value on R	$_{ m X}$ = unknown value on Reset, — = unimplemented, read	iimplemente		. Reset val	as '0'. Reset values are shown in hexadecimal	wn in hexa	decimal.								

	Bit 0 All Resets	0000	INTOEP 00000	INTOIF 0000	SI2C1IF 0000	SPI2EIF 0000	0000	0000	0000	PWM3IF 0000	ADCP2IF 0000	INTOIE 0000	SI2C1IE 0000	SPI2EIE 0000	0000	0000	0000	PWM3IE 0000	CP2IE 0000	4444	4444	444	4444	444	0004	444	4444	4444	0444	0440	0440	- 0440	- 0440	She	4040
	Bit 1 B	OSCFAIL	INT1EP IN	IC1IF IN	MI2C1IF SI2	SPI2IF SP	SI2C2IF	U1EIF	ADCP8IF	PWM4IF PW	ADCP3IF AD0	IC1IE IN	MI2C1IE SI2	SPI2IE SP	SI2C2IE	U1EIE	ADCP8IE		ADCP4IE ADCP3IE ADCP2IE	NT0IP<2:0>	DMA0IP<2:0>	T3IP<2:0>	U1TXIP<2:0>	SI2C1IP<2:0>	INT1IP<2:0>	DMA2IP<2:0>	T5IP<2:0>	SPI2EIP<2:0>	DMA3IP<2:0>						
	Bit 2	STKERR O	INT2EP I	OC1IF	AC1IF N	C1RXIF	MI2C2IF §	U2EIF	- N	PWM5IF F	ADCP4IF A	OC1IE	AC1IE N	C1RXIE	MI2C2IE 8	U2EIE	-	PWM5IE PWM4IE	ADCP4IE A	INI	DM/	Т3	U1T	SI2(INT	DM/	T5	SPI2	DM	I		I	I		
	Bit 3	ADDRERR	INT3EP	T11F	CNIF	C1IF	Ι	I	I	PWM6IF	ADCP5IF	T11E	CNIE	C11E	I	I	Ι	PWM6IE	ADCP5IE	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	I	I	Ι	Ι	Ι	Ι	1
	Bit 4	MATHERR	INT4EP	DMA0IF	INT1IF	DMA3IF	Ι	I	-	PWM7IF	ADCP6IF	DMA0IE	INT1IE	DMA3IE		-	Ι	PWM7IE	ADCP6IE			Δ		~	Ι			•		^	_	~		Ι	6
EVICES	Bit 5	SFTACERR DIVOERR DMACERR MATHERR	I	IC2IF	I	IC3IF	INT3IF	I	-	PWM8IF	ADCP7IF	IC2IE	I	IC3IE	INT3IE	-	Ι	PWM8IE	ADCP7IE	IC1IP<2:0>	IC2IP<2:0>	SPI1EIP<2:0>	ADIP<2:0>	MI2C1IP<2:0>	I	OC3IP<2:0>	INT2IP<2:0>	SP12IP<2:0>	IC3IP<2:0>	SI2C2IP<2:0>	INT3IP<2:0>	PSEMIP<2:0>	U1EIP<2:0>	I	PSESMIP<2:0>
S608 DI	Bit 6	DIVOERR		0C2IF		IC4IF	INT4IF	C1TXIF	I	I	I	OC2IE		IC4IE	INT4IE	C1TXIE	I	I	I					_										Ι	
INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ64GS608 DEVICES	Bit 7	SFTACERR	I	T2IF	I	Ι	I	I	Ι	AC2IF	Ι	T2IE	I	Ι	Ι	Ι	Ι	AC2IE	Ι	Ι	Ι	I	Ι	I	I	I	Ι	Ι	Ι	I	Ι	Ι	Ι	Ι	I
s dsPIC:	Bit 8	COVTE	I	T3IF	DMA2IF	Ι	1	I	Ι	AC3IF	Ι	T3IE	DMA2IE	Ι	Ι	Ι	Ι	AC3IE	Ι	^	^	Δ	<0	٨	I	۸	<	<(6	^	4	^	<	
AP FOF	Bit 9	OVBTE		SPI1EIF	OC3IF	I	PSEMIF	PSESMIF	I	AC4IF	I	SPI1EIE	OC3IE	I	PSEMIE	PSESMIE	I	AC4IE	Ι	OC1IP<2:0>	OC2IP<2:0>	SPI1IP<2:0>	DMA1IP<2:0>	AC1IP<2:0>		OC4IP<2:0>	U2RXIP<2:0>	C1RXIP<2:0>	IC4IP<2:0>	MI2C2IP<2:0>	INT4IP<2:0>	QEI1IP<2:0>	U2EIP<2:0>	C1TXIP<2:0>	
STER M	Bit 10	R OVATE		SPI1IF	0C4IF	I	QEI1IF		I	I	I	SP11IE	OC4IE	I	QEI1IE	I	I	I	I											2					
R REGI	Bit 11	COVBERR	I	U1RXIF	T4IF	Ι	1	QEI2IF	Ι	Ι	Ι	U1RXIE	T4IE	Ι	Ι	QEI2IE	Ι	Ι	Ι	Ι	Ι	I	Ι	I	I	I	Ι	Ι	Ι	I	Ι	Ι	Ι	Ι	1
LROLLE	Bit 12	COVAERR COVBEI	I	U1TXIF	T5IF	Ι		I	Ι	Ι	Ι	U1TXIE	T5IE	Ι		Ι	Ι	Ι	Ι			<	Ι		Ι		4		Ι	I	Ι	Ι	Ι	Ι	^
T CONT	Bit 13	OVBERR		ADIF	INT2IF				ADCP12IF			ADIE	INT2IE				ADCP12IE			T1IP<2:0>	T2IP<2:0>	U1RXIP<2:0>		CNIP<2:0>		T4IP<2:0>	U2TXIP<2:0>	C1IP<2:0>							QE12IP<2:0>
TERRUF	Bit 14	OVAERR	DISI	DMA1IF	U2RXIF	Ι			PWM11F	ADCP1IF ADCP0IF	Ι	DMA1IE	U2RXIE			Ι	PWM1IE	00A0 ADCP1IE ADCP0IE	Ι										Ι			Ι	Ι		
	, Bit 15	NSTDIS 0	ALTIVT		U2TXIF				: PWM2IF	ADCP1IF			U2TXIE				009E PWM2IE	ADCP1IE																	
E 4-5:	SFR Addr	1 0080	2 0082	0084	0086	0088	008A	008C	008E	0600	0092	0094	9600	0098	A000	009C	009E	00AC	00A2	00A4	00A6	00A8	00AA	00AC	00AE	00B0	00B2	00B4	00B6	00BC	00BE	0000	00C4	00C6	00C8
TABLE 4-5:	SFR Name	INTCON1	INTCON2 0082	IFS0	IFS1	IFS2	IFS3	IFS4	IFS5	IFS6	IFS7	IEC0	IEC1	IEC2	IEC3	IEC4	IEC5	IEC6	IEC7	IPC0	IPC1	IPC2	IPC3	IPC4	IPC5	IPC6	IPC7	IPC8	IPC9	IPC12	IPC13	IPC14	IPC16	IPC17	IPC18

www.DataSbeetsUk98thip Technology Inc.

DS70591B-page 59

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

TABLE 4-5:	4-5:	INT	ERRUF	T CON	INTERRUPT CONTROLLER RE	REGIS	TER M,	AP FOR	dsPIC;	EGISTER MAP FOR dsPIC33FJ64GS608 DEVICES (CONTINUED)	S608 DI	EVICES (CONTIN	IUED)				
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC20	00CC	I	I	I	I	I	I	I	I	I	4	ADCP8IP<2:0>	<u>^</u>	I	I	1	I	0040
IPC21	OOCE			Ι		Ι	I	-		-		ADCP12IP		I	I	I		0040
IPC23	00D2			PWM2IP<2:0>	~0	Ι	Ē	PWM1IP<2:0>	^	-		Ι	I	I	I			4400
IPC24	00D4			PWM6IP<2:0>	~0	Ι	Ē	PWM5IP<2:0>	^	-		PWM4IP<2:0>	Δ	I	ΡV	PWM3IP<2:0>		444
IPC25	90D0			AC2IP<2:0>	^	Ι	I	-		-		PWM8IP<2:0>	Δ	I	ΡV	PWM7IP<2:0>		4044
IPC26	00D8			Ι		I	I	-		-		AC4IP<2:0>		I	A	AC3IP<2:0>		0044
IPC27	AD00		7	ADCP1IP<2:0>	<0	Ι	AI	ADCP0IP<2:0>	^	-		Ι	I	I	I			4400
IPC28	DODC		7	ADCP5IP<2:0>	<0	Ι	AI	ADCP4IP<2:0>	4	-	4	ADCP3IP<2:0>	4	I	AD	ADCP2IP<2:0>	^	444
IPC29	00DE	Ι	Ι		Ι	Ι	Ι	-	-	-	4	ADCP7IP<2:0>	<	Ι	AD	ADCP6IP<2:0>	_	0044
INTTREG 00E0	00E0	I	Ι	Ι	Ι		ILR<3:0>	3:0>		Ι			VE	VECNUM<6:0>				0000
Legend:	×	unknown v	value on R	eset, — = ur	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	d, read as '0	. Reset va	lues are sho	own in hex	adecimal.								

	All Resets	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	444	444	444	444	444	0004	444	444	444	0444	0440	0440	0440	0440	0400	4040
	Bit 0 Re		INTOEP 0	INTOIF 0	SI2C1IF 0	SPI2EIF 0			0	PWM3IF 0	ADCP2IF 0	INTOIE 0	SI2C1IE 0	SPI2EIE 0		0 		PWM3IE 0		4	4	4	4	4	0	4	4	4	0		0	0	0	0	-
	Bit 1	OSCFAIL	INT1EP II	IC1IF I	MI2C1IF S	SPI2IF S	SI2C2IF	U1EIF	ADCP8IF	PWM4IF P	ADCP3IF AI	IC1IE I	MI2C1IE S	SPI2IE S	SI2C2IE	U1EIE	ADCP8IE		DCP3IE AI	INT0IP<2:0>	DMA0IP<2:0>	T3IP<2:0>	U1TXIP<2:0>	SI2C1IP<2:0>	INT1IP<2:0>	DMA2IP<2:0>	T5IP<2:0>	SPI2EIP<2:0>	DMA3IP<2:0>						
	Bit 2	STKERR 0	INT2EP	OC1IF	AC1IF N	C1RXIF	MI2C2IF §	UZEIF	<u>۷</u>	PWM5IF F	ADCP4IF A	OC1IE	AC1IE N	C1RXIE	MI2C2IE §	U2EIE	 	PWM5IE PWM4IE	ADCP4IE ADCP3IE ADCP2IE	LNI	DM	T:	L11	SI2(LNI	DM	Τŧ	SPI	DM						1
	Bit 3		INT3EP	T1IF	CNIF	C1IF		1	1	PWM6IF F	ADCP5IF /	T1IE	CNIE	C1IE		I	1	PWM6IE F	ADCP5IE A	1	I	-	-	Ι	I	I	Ι		I	1	Ι	I	Ι	Ι	I
	Bit 4	MATHERR ADDRERR	INT4EP	DMA0IF	INT11F	DMA3IF	1	1			ADCP6IF /	DMAOIE	INT1IE	DMA3IE					ADCP6IE /															1	
ICES	Bit 5	DMACERR M		IC2IF I	I	IC3IF I	INT3IF	1	1	1	4	IC2IE I	I	IC3IE I	INT3IE	I	1	1	4	IC11P<2:0>	IC2IP<2:0>	SPI1EIP<2:0>	ADIP<2:0>	MI2C1IP<2:0>		OC3IP<2:0>	INT2IP<2:0>	SPI2IP<2:0>	IC3IP<2:0>	SI2C2IP<2:0>	INT3IP<2:0>	PSEMIP<2:0>	U1EIP<2:0>		PSESMIP<2:0>
606 DEV	Bit 6	DIVOERR DN		OC2IF	I	IC4IF	INT4IF	C1TXIF	1	I	I	OC2IE	1	IC4IE	INT4IE	C1TXIE	I	I	1	2	9	SP	A	MI2	Ι	õ	N	SF	9	SI2	N	PS	Ū	Ι	PSE
GISTER MAP FOR dsPIC33FJ64GS606 DEVICES	Bit 7	SFTACERR D	1	T2IF	I	I	I	1	1	AC2IF	I	T2IE	1	I	I		I	AC2IE	1	I	I	Ι	Ι	Ι		Ι	I	I	I	I	Ι	Ι	Ι	I	I
ISPIC33	Bit 8	COVTE SF		T3IF	DMA2IF	l			l	AC3IF	1	T3IE	DMA2IE	1	I	l	1	AC3IE	ļ																
P FOR 0	Bit 9	OVBTE (SP11EIF	OC3IF [PSEMIF	PSESMIF		AC4IF	1	SPI1EIE	OC3IE [1	PSEMIE	PSESMIE	1	AC4IE		OC1IP<2:0>	0C2IP<2:0>	SPI1IP<2:0>	DMA1IP<2:0>	AC1IP<2:0>		0C4IP<2:0>	U2RXIP<2:0>	C1RXIP<2:0>	IC4IP<2:0>	MI2C2IP<2:0>	INT4IP<2:0>	QEI1IP<2:0>	U2EIP<2:0>	C1TXIP<2:0>	I
IER MA	Bit 10	OVATE	1	SPI1IF	OC4IF	1	QE11F		1	I	1	SP111E	OC4IE	1	QE11E	1	1	I	1	ŏ	ŏ	SF	DM	AC	I	00	U2I	C1	IC	MI2	<u>.</u> NI	QE	2U	C1	I
	Bit 11	OVBERR		U1RXIF	T4IF	1	I	QEI2IF	1	I	I	U1RXIE	T4IE	I	I	QEIZIE	I	I	1	I	I						I	I	I	I					I
ROLLER	Bit 12	COVAERR COVBE	1	U1TXIF	T5IF	I	1	I	I			U1TXIE	T5IE		I	I			1				1							1	I		I	I	
INTERRUPT CONTROLLER RE	Bit 13	OVBERR C	1	ADIF	INT2IF	1	1	1	ADCP12IF	1	1	ADIE	INT2IE	1	1		ADCP12IE	1		T1IP<2:0>	T2IP<2:0>	U1RXIP<2:0>	1	CNIP<2:0>		T4IP<2:0>	U2TXIP<2:0>	C1IP<2:0>	1		Ι		Ι	Ι	QEI2IP<2:0>
ERRUP	Bit 14	OVAERR 0	DISI	DMA1IF	U2RXIF	1	1	1	PWM1IF A	ADCP0IF	1	DMA1IE	U2RXIE	1	1	1	PWM1IE A	ADCP0IE	1			U	1)	Ι		Ū.		1	1	Ι	I	Ι	Ι	σ
ILNI	Bit 15	NSTDIS (ALTIVT	Ι	U2TXIF	1	1	1	PWM2IF	ADCP1IF ADCP0IF	1		U2TXIE	1	1	1	PWM2IE	00A0 ADCP1IE ADCP0IE	1	1				Ι	Ι	Ι	Ι		1	1	Ι	Ι	Ι	Ι	I
4-6:	SFR Addr	0080	0082	0084	0086	0088	008A	008C	008E	0600	0092	0094	9600	8600	A000	009C	009E	00A0	00A2	00A4	00A6	00A8	00AA	00AC	00AE	00B0	00B2	00B4	00B6	00BC	00BE	0000	00C4	00C6	00C8
TABLE	SFR Name	INTCON1 0080	INTCON2 0082	IFS0	IFS1	IFS2	IFS3	IFS4	IFS5	IFS6	IFS7	IEC0	IEC1	IEC2	IEC3	IEC4	IEC5	IEC6	IEC7	IPC0	IPC1	IPC2	IPC3	IPC4	IPC5	IPC6	IPC7	IPC8	IPC9	IPC12	IPC13	IPC14	IPC16	IPC17	IPC18

www.DataSbeetsUk98thip Technology Inc.

DS70591B-page 61

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

TABLE 4-6:	4-6:		ERRUF	T CONT	INTERRUPT CONTROLLER RI	REGIS	TER MA	P FOR	dsPIC	EGISTER MAP FOR dsPIC33FJ64GS606 DEVICES (CONTINUED)	S606 DI	EVICES (CONTIN	UED)				
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC20	00CC		I	I	I	I	I	I	I	I		ADCP8IP<2:0>	A	I	I	I	I	0040
IPC21	00CE			Ι		I	I			-	4	ADCP12IP<2:0>	<0	I	Ι	Ι	Ι	0040
IPC23	00D2		-	PWM2IP<2:0>	~0	I	ΡM	PWM1IP<2:0>	^	-	Ι	Ι		I	Ι	Ι	Ι	4400
IPC24	00D4		-	PWM6IP<2:0>	~0	I	ΡM	PWM5IP<2:0>	^	-		PWM4IP<2:0>	4	Ι	đ	PWM3IP<2:0>	~	444
IPC25	00D6			AC2IP<2:0>	^	I	I			-	Ι	Ι		I	Ι	I	Ι	4000
IPC26	00D8			Ι		I	I			-		AC4IP<2:0>		Ι	1	AC3IP<2:0>		0044
IPC27	00DA		1	ADCP1IP<2:0>	<0	I	AD	ADCP0IP<2:0>	4	-	Ι	Ι		I	Ι	I	Ι	4400
IPC28	00DC	Ι	1	ADCP5IP<2:0>	<0	I	AD	ADCP4IP<2:0>	<u>^</u>		1	ADCP3IP<2:0>	6	Ι	AI	ADCP2IP<2:0>	^	444
IPC29	00DE		-	Ι	Ι	1	I		Ι		Ι	Ι		Ι	AI	ADCP6IP<2:0>	~	0004
INTTREG 00E0	00E0	Ι	Ι	Ι	Ι		ILR<3:0>	<0:		Ι			VE	VECNUM<6:0>				0000
Legend:		unknown	value on R	eset, — = ur	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	d, read as '0'	. Reset valu	ies are sho	wn in hexa	idecimal.								

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

	Bit 2 Bit 1 Bit 0 R	STKERR OSCFAIL - 00000	INT2EP INT1EP INT0EP 0000	OC1IF IC1IF INTOIF 0000	- MI2C1IF SI2C1IF 0000	- SPI2IF SPI2EIF 0000	MI2C2IF 0000	U2EIF U1EIF — 00000	- ADCP8IF - 0000	PWM5IF PWM4IF PWM3IF 0000	ADCP4IF ADCP3IF ADCP2IF 0000	OC1IE IC1IE INTOIE 0000	- MI2C1IE SI2C1IE 0000	- SPIZIE SPIZEIE 0000	MI2C2IE 0000	U2EIE U1EIE — 0000	- ADCP8IE - 0000	PWM5IE PWM4IE PWM3IE 0000	ADCP4IE ADCP3IE ADCP2IE 0000	INT0IP<2:0> 4444	4440	T3IP<2:0> 4444	U1TXIP<2:0> 0044	SI2C1IP<2:0> 4444	INT1IP<2:0> 0004	440	T5IP<2:0> 4444	SPI2EIP<2:0> 0044	- 0440	- 0440	- 0440	- 0440	- 0440	0040	
	Bit 3	MATHERR ADDRERR	INT3EP	T11F	CNIF	I	I	I	1	PWM6IF	ADCP5IF	T1IE	CNIE	I	I	I	Ι	PWM6IE	ADCP5IE	Ι	Ι	I	I	Ι	I	I	Ι	Ι	Ι	I	I	Ι	Ι	Ι	
	Bit 4	MATHERR	INT4EP	Ι	INT1IF	Ι	I	I	I	Ι	ADCP6IF	Ι	INT1IE	Ι	Ι	Ι	Ι	Ι	ADCP6IE	^	^	<0:	Δ	<0:	Ι	<	0>	0>	^	<0	<0	<0:	<	2:0>	
	Bit 5		I	IC2IF	I	IC3IF	INT3IF	I	1	Ι	Ι	IC2IE		IC3IE	INT3IE	I	Ι	Ι	I	IC1IP<2:0>	IC2IP<2:0>	SPI1EIP<2:0>	ADIP<2:0>	MI2C1IP<2:0>	Ι	OC3IP<2:0>	INT2IP<2:0>	SP12IP<2:0>	IC3IP<2:0>	SI2C2IP<2:0>	INT3IP<2:0>	PSEMIP<2:0>	U1EIP<2:0>	PSESMIP<2:0>	
	Bit 6	DIVOERR	I	0C2IF		IC4IF	INT4IF	I	I	Ι	Ι	OC2IE	Ι	IC4IE	INT4IE		Ι	Ι				0,		~	I							-		д.	
	Bit 7	SFTACERR DIV0ERR	-	T2IF	-	I	I	I	I	Ι	Η	T2IE	-	-	-	-	Η	Η	-	Η	Ι	Ι	Ι	Η	Ι	Ι	Η	-	-	-	-	-	Η	Ι	
	Bit 8	COVTE	Ι	T3IF	I	I	I	I	I	Ι	Ι	T3IE	Ι	I	I	I	Ι	Ι	I				I	Ι	Ι		^	Ι		۸				I	
	Bit 9	OVBTE	-	SPI1EIF	OC3IF	I	PSEMIF	PSESMIF			Ι	SPI1EIE	OC3IE	-	PSEMIE	PSESMIE	Ι	Ι	-	0C1IP<2:0>	OC2IP<2:0>	SPI1IP<2:0>		Ι		OC4IP<2:0>	U2RXIP<2:0>	—	IC4IP<2:0>	MI2C2IP<2:0>	INT4IP<2:0>	QEI1IP<2:0>	U2EIP<2:0>		
	Bit 10	OVATE	Ι	SPI1IF	OC4IF	I	QE111F	I	I	Ι	Ι	SPI1IE	OC4IE	I	QEI1IE	I	Ι	Ι	I))	0,	I	Ι	Ι	0	C	Ι		Σ	_	0	1	Ι	
	Bit 11	COVBERR	Ι	U1RXIF	T4IF	I	I	I	I	Ι	Ι	U1RXIE	T4IE	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	I	I	Ι	Ι	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	
:	Bit 12	COVAERR	I	U1TXIF	T5IF	I	I	I	I	Ι	Ι	U1TXIE	T5IE	I	I	I	Ι	Ι	I			^	I				^	Ι	Ι	I	I	Ι	Ι		
	Bit 13	OVBERR	Ι	ADIF	INT2IF	I	I	I	ADCP12IF	Ι	Ι	ADIE	INT2IE	Ι	Ι	Ι	ADCP12IE	Ι	Ι	T1IP<2:0>	T2IP<2:0>	U1RXIP<2:0>		CNIP<2:0>	Ι	T4IP<2:0>	U2TXIP<2:0>	Ι	Ι	Ι	Ι	Ι	Ι	Ι	
	Bit 14	OVAERR	DISI		U2RXIF				PWM1IF	ADCP0IF	Ι		U2RXIE				PWM1IE	ADCP0IE							Ι								Ι	Ι	
	Bit 15	NSTDIS	ALTIVT	I	U2TXIF	I	1	I	PWM2IF	ADCP1IF	Ι	I	U2TXIE	I	I	I	PWM2IE	00A0 ADCP1IE ADCP0IE	I	Ι				Ι			Ι			I	I		Ι		
_	Addr	0080	0082	0084	0086	0088	008A	008C	008E	0600	0092	0094	9600	8600	A000	009C	009E	00A0	00A2	00A4	00A6	00A8	00AA	00AC	00AE	00B0	00B2	00B4	00B6	00BC	00BE	00C0	00C4	00C8	
	Name	INTCON1	INTCON2	IFS0	IFS1	IFS2	IFS3	IFS4	IFS5	IFS6	IFS7	IEC0	IEC1	IEC2	IEC3	IEC4	IEC5	IEC6	IEC7	IPC0	IPC1	IPC2	IPC3	IPC4	IPC5	IPC6	IPC7	IPC8	IPC9	IPC12	IPC13	IPC14	IPC16	IPC18	

www.DataSbeet4Uk98thip Technology Inc.

TABLE	4-7:	IL	ERRUP	T CONT	TABLE 4-7: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ32GS406 AND dsPIC33FJ64GS406 DEVICES (CONTINUED)	REGIS1	TER MA	P FOR	dsPIC33	3FJ32GS	406 AN	D dsPIC	33FJ64	GS406 L	DEVICE	s (con	LINUED	<u> </u>
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC21	00CE	I		I	I	I	I	I	I	I	AI	ADCP12IP<2:0>	<0.	I	I	1	I	0040
IPC23	00D2	I	-	PWM2IP<2:0>	_0	I	đ	PWM1IP<2:0>	<u> </u>		Ι	I	I		I	1	I	4400
IPC24	00D4		-	PWM6IP<2:0>	<0		đ	PWM5IP<2:0>	<u>^</u>		4	PWM4IP<2:0>	_0		Ч	PWM3IP<2:0>	^	444
IPC27	00DA	I	4	ADCP1IP<2:0>	<0		AL	ADCP0IP<2:0>	6	I	I	I	I	l	I	I	I	4400
IPC28	00DC	I	4	ADCP5IP<2:0>	<0	I	AL	ADCP4IP<2:0>	6	I	A	ADCP3IP<2:0>	<0	l	AI	ADCP2IP<2:0>	4	444
IPC29	00DE	I		Ι	I	I				-	Ι	I			AI	ADCP6IP<2:0>	4	0004
INTTREG 00E0	00E0	I		Ι	I		ILR<3:0>	3:0>		-			VE	VECNUM<6:0>	4			0000
l ecend.	>		alue on Re	set — = 10	$ $ eccend: $v = unknown value on Reset = = unimnlemented read as v_0'. Reset values are shown in hexadecimal$	read as '∩'	Reset valu	es are show	wn in heyad	acimal								

'0'. Reset values are shown in hexadecimal. unimplemented, read as I x = unknown value on Reset, Legend:

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

	l	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4	0	4	4	4	4	0	4	4	0	0	0	0	ara o	0	0	1
	All Resets	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000 Ξ	444	4440	444	0044	444	0004	4440	444	0044	0440	0440	0440	0440	0440	4040	4440	1
	Bit 0		INTOEP	INTOIF	SI2C1IF	SPI2EIF				PWM3IF	ADCP2IF	INTOIE	SI2C1IE	SPI2EIE				PWM3IE	ADCP2II		Ι		•	^		I		^		Ι	Ι	I	I	I	I	
	Bit 1	OSCFAIL	INT1EP	IC1IF	MI2C1IF	SPI2IF	SI2C2IF	U1EIF	ADCP8IF	PWM4IF	ADCP3IF	IC1IE	MI2C1IE	SPI2IE	SI2C2IE	U1EIE	ADCP8IE	PWM4IE	ADCP3IE	NT0IP<2:0>	Ι	T3IP<2:0>	U1TXIP<2:0>	SI2C1IP<2:0>	INT1IP<2:0>	I	T5IP<2:0>	SPI2EIP<2:0>	I	Ι	Ι	I	I	I	I	
	Bit 2	STKERR	INT2EP	OC1IF	AC1IF	I	MI2C2IF	U2EIF	ADCP9IF	PWM5IF	ADCP4IF	OC1IE	AC1IE	I	MI2C2IE	U2EIE	ADCP9IE	PWM5IE	ADCP4IE ADCP3IE ADCP2IE	N	I	L	U1	SIS	IN		L	SP	1	I	I				I	
	Bit 3		INT3EP	T1IF	CNIF	1	1	1	ADCP10IF /	PWM6IF	ADCP5IF /	T1IE	CNIE	1	I	I	ADCP10IE /	PWM6IE	ADCP5IE /	I				I				I	1							
	Bit 4	MATHERR ADDRERR	INT4EP I		INT11F				ADCP11IF AI	PWM7IF F	ADCP6IF A	1	INT1IE				ADCP11IE AI	PWM7IE P	ADCP6IE A																	
ICES	Bit 5	- ₩	-	IC2IF	=	IC3IF	INT3IF		- AD	PWM8IF PV	ADCP7IF AI	IC2IE	=	IC3IE	INT3IE		- AD	PWM8IE PV	ADCP7IE AL	IC1IP<2:0>	IC2IP<2:0>	SPI1EIP<2:0>	ADIP<2:0>	MI2C1IP<2:0>		OC3IP<2:0>	NT2IP<2:0>	SPI2IP<2:0>	IC3IP<2:0>	SI2C2IP<2:0>	INT3IP<2:0>	PSEMIP<2:0>	U1EIP<2:0>	PSESMIP<2:0>	ADCP8IP<2:0>	
DEV		RR									AD								AD	IC1	IC2	SPI1	AD	MI20		oc	INT	SPI	ő	SI20	INT	PSE	U1I	PSE(ADC	
S610	Bit 6	DIVOERR		0C2IF		IC4IF	INT4IF			PWM9IF		OC2IE		IC4IE	INT4IE			PWM9IE																		
3FJ32G	Bit 7	SFTACERR	I	T2IF	I	I	I	I	Ι	AC2IF	I	T2IE	I	Ι	Ι	Ι	Ι	AC2IE	Ι	Ι	Ι	I	Ι	Ι	I	I	Ι	Ι	Ι	Ι	Ι	I	I	I	I	de cincol
dsPIC3	Bit 8	COVTE	I	T3IF	I	I	I	I		AC3IF	1	T3IE	I					AC3IE	1				Ι		I			I		_					^	
P FOR	Bit 9	OVBTE	I	SPI1EIF	OC3IF	I	PSEMIF	PSESMIF		AC4IF	I	SPI1EIE	OC3IE		PSEMIE	PSESMIE		AC4IE	I	OC1IP<2:0>	OC2IP<2:0>	SPI1IP<2:0>	Ι	AC1IP<2:0>		OC4IP<2:0>	U2RXIP<2:0>		IC4IP<2:0>	MI2C2IP<2:0>	INT4IP<2:0>	QEI1IP<2:0>	U2EIP<2:0>		ADCP9IP<2:0>	
rer ma	Bit 10	OVATE	I	SPI1IF	0C4IF	I	QEI1IF	I		1	1	SP11IE	OC4IE		QE111E	I		1	1	0	0	S	I	A	Ι	0	CD	I	9	MI	NI N	Ø	n		AD	
REGISI	Bit 11	COVBERR	I	U1RXIF	T4IF	I	I	QEI2IF	I	I	I	U1RXIE	T4IE	I	I	QEI2IE	I	I	1	Ι	Ι	I	Ι	Ι	I		Ι	I	I	Ι	Ι					1 - 1 -
OLLER	Bit 12	COVAERR C		U1TXIF	T5IF			I		1	1	U1TXIE	T5IE					1																	_	
INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ32GS610 DEVICES	Bit 13	OVBERR C	1	ADIF	INT2IF	1	1	1	ADCP12IF	1	1	ADIE	INT2IE	1	1	1	PWM2IE PWM1IE ADCP12IE	1		T1IP<2:0>	T2IP<2:0>	U1RXIP<2:0>		CNIP<2:0>		T4IP<2:0>	U2TXIP<2:0>	1	1					QEI2IP<2:0>	ADCP10IP<2:0>	
RUPT	Bit 14	OVAERR 0	DISI		U2RXIF				PWM1IF A	CPOIF			U2RXIE	1	1	1	M1IE A	CPOIE				U,		0	-		C)	1	1	-	-			Ø	AD(
ITER		-								ADCP1IF ADCP0IF							IE PW	IIE ADC																	_	toool oo ooloo amaalaa a
	Bit 15	NSTDIS	ALTIVT	Ι	U2TXIF	Ι	Ι	Ι	PWM2IF	_	Ι	Ι	U2TXIE					00A0 ADCP1IE ADCP0IE		Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι		Ι	Ι	Ι	Ι	Ι		
: 4-8:	SFR Addr	0080	0082	0084	0086	0088	008A	008C	008E	0600	0092	0094	9600	8600	A000	009C	3600	00A0	00A2	00A4	00A6	00A8	00AA	00AC	00AE	00B0	00B2	00B4	00B6	00BC	00BE	00C0	00C4	00C8	0000	
TABLE	SFR Name	INTCON1	INTCON2 0082	IFS0	IFS1	IFS2	IFS3	IFS4	IFS5	IFS6	IFS7	IEC0	IEC1	IEC2	IEC3	IEC4	IEC5	IEC6	IEC7	IPC0	IPC1	IPC2	IPC3	IPC4	IPC5	IPC6	IPC7	IPC8	IPC9	IPC12	IPC13	IPC14	IPC16	IPC18	IPC20	- passal

www.DataSbeetsUk98thip Technology Inc.

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

TABLE 4-8:	4-8:		ERRUP	T CON	INTERRUPT CONTROLLER RI	REGIS	TER MA	P FOR	dsPIC3	EGISTER MAP FOR dsPIC33FJ32GS610 DEVICES (CONTINUED)	S610 DI	EVICES	(CONTI	NUED)				
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC21	00CE	-	I	Ι	I	I		1		I	AC	ADCP12IP<2:0>	<0	I	AD	ADCP111P<2:0>		0044
IPC23	00D2			PWM2IP<2:0>		I	ΡV	PWM1IP<2:0>	^	I	l	I	I	I	I	I	I	4400
IPC24	00D4			PWM6IP<2:0>	<0	Ι	ΡV	PWM5IP<2:0>	^	I	4	PWM4IP<2:0>	^	-	đ	PWM3IP<2:0>		444
IPC25	00D6			AC2IP<2:0>	4	Ι	ΡV	PWM9IP<2:0>	^	I	4	PWM8IP<2:0>	^	-	đ	PWM7IP<2:0>		444
IPC26	00D8		Ι	Ι	Ι		I	I		I		AC4IP<2:0>		-	1	AC3IP<2:0>		0044
IPC27	AD00		1	ADCP1IP<2:0>	<0:	Ι	AD	ADCP0IP<2:0>	^	I		Ι		-	I	I	Ι	4400
IPC28	00DC		1	ADCP5IP<2:0>	<0:	Ι	AD	ADCP4IP<2:0>	^	I	A	ADCP3IP<2:0>	^	-	AI	ADCP2IP<2:0>		444
IPC29	00DE			Ι	Ι	Ι		Ι	1	Ι	A	ADCP7IP<2:0>	<	Ι	AI	ADCP6IP<2:0>		0044
INTTREG 00E0	00E0	-	I	Ι	Ι		ILR<3:0>	<0:		Ι			>	VECNUM<6:0>	^			0000
Legend:	×	unknown \	value on Re	eset, — = ur	$_{ m X}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	d, read as '0'	. Reset valu	ies are sho	wn in hexa	decimal.								

হ	6					。	0	0	0	0	0	0	C	0	C	0	0	0	0	4	0	4	4	4	4	0	4	4	0	0	0			She	C
All Resets		-	+	_	_	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	4444	4440	4444	0044	4444	0004	4440	4444	0044	0440	0440	0440	0440	0440	4040	0040
Bit 0		INTOFP	INTOF			SPI2EIF	I	Ι	I	PWM3IF	ADCP2IF	INTOIE	SI2C1IE	SPI2EIE	I		I	PWM3IE	ADCP2IE		Ι		4	<(٨			<	I	I	I	I	Ι		
Bit 1		INT1EP	1011			SP12IF	SI2C2IF	U1EIF	ADCP8IF	PWM4IF	ADCP3IF	IC1IE	MI2C1IE	SPI2IE	SI2C2IE	U1EIE	ADCP8IE	PWM4IE	ADCP3IE	INT0IP<2:0>	Ι	T3IP<2:0>	U1TXIP<2:0>	SI2C1IP<2:0>	INT1IP<2:0>	Ι	T5IP<2:0>	SPI2EIP<2:0>	I	I	I	Ι	Ι	Ι	I
Bit 2	STKERR	INTOFP				Ι	MI2C2IF	U2EIF	I	PWM5IF	ADCP4IF	OC1IE		I	MI2C2IE	U2EIE	I	PWM5IE PWM4IE	ADCP4IE ADCP3IE ADCP2IE	≤	I		Ď	SI	4			SF	I	I	I		I		
Bit 3		INT3ED	T11F			I		Ι	I	PWM6IF	ADCP5IF	T1IE	CNIE	I	I	I	I	PWM6IE	ADCP5IE	I	Ι	I	I	Ι	Ι		Ι	Ι	I	I	I	Ι	Ι		
Bit 4	MATHERR			INT 4 IE		I		Ι	I	PWM7IF	ADCP6IF	I	INT1IE	I	I	I	I	PWM7IE	ADCP6IE						I									^	_
Bit 5			IC 3E	1071		IC3IF	INT3IF	Ι	I	PWM8IF	ADCP7IF	IC2IE	I	IC3IE	INT3IE	1	I	PWM8IE	ADCP7IE	IC1IP<2:0>	IC2IP<2:0>	SPI1EIP<2:0>	ADIP<2:0>	MI2C1IP<2:0>	I	OC3IP<2:0>	INT2IP<2:0>	SPI2IP<2:0>	IC3IP<2:0>	SI2C2IP<2:0>	INT3IP<2:0>	PSEMIP<2:0>	U1EIP<2:0>	PSESMIP<2:0>	ADCP8IP<2:0>
Bit 6	DIVIDERE		0C2IE			IC4IF	INT4IF	I	1	I		OC2IE	1	IC4IE	INT4IE	I	1	I			-	SF	1	MI		U	4	S	-	SI	4	Ъ	L	PS	AD
15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 2 Bit 7 B	SETACERR	_	TOIE	1171	Ι	Ι	I	Ι	I	AC2IF	I	T2IE	I	Ι	I	I	I	AC2IE	I		Ι	Ι	Ι	Ι	Ι	I	I	Ι	I	I	I	Ι	Ι		
Bit 8	COVTE		T3IE	5	1	I		1	I	AC3IF	I	T3IE		I		1	I	AC3IE					I					1							
Bit 9	OVRTE		SPI1EIE			I	PSEMIF	PSESMIF	I	AC4IF	I	SPI1EIE	OC3IE	I	PSEMIE	PSESMIE	I	AC4IE	I	0C1IP<2:0>	0C2IP<2:0>	SPI1IP<2:0>	I	AC1IP<2:0>		0C4IP<2:0>	U2RXIP<2:0>	I	IC4IP<2:0>	MI2C2IP<2:0>	INT4IP<2:0>	QE111P<2:0>	U2EIP<2:0>		
Bit 10	OVATE		SPI1E			Ι	QE11F	-	1	I	1	SPI11E	OC4IE	1	QEI1IE		1	I	I	ŏ	õ	SF	1	A		õ	U2	I	Q	MI	N	QE	:n		
Bit 11	COVRERR		111 R X IF		- +-	I		QEI2IF				U1RXIE	T4IE		I	QEI2IE					1	I		1					I	I	I		1		
Bit 12			111TXIE	TEIC		I		Ι	I	1	I	U1TXIE	T5IE	I	I	1	I	I	I				I		I			Ι	I	I	I	Ι	Ι		
Bit 13			ADIF			I		I	ADCP12IF	1	I	ADIE	INT2IE	I	I	1	ADCP12IE	I	I	T1IP<2:0>	T2IP<2:0>	U1RXIP<2:0>	I	CNIP<2:0>		T4IP<2:0>	U2TXIP<2:0>	I	I	I	I		I	QEI2IP<2:0>	
Bit 14		_				1		Ι	PWM1IF A	ADCP0IF			U2RXIE				PWM1IE A	NDCP0IE				Ċ)	I		Ü.	Ι				Ι	Ι	a	1
Bit 15		-			-	Ι		I	PWM2IF F	ADCP1IF	1	1	U2TXIE	1	1	I	PWM2IE F	ADCP1IE ADCP0IE	1	I	Ι	I	1	Ι		Ι	Ι	I	1	1	1	Ι	I		
SFR Addr			_		0000	0088	008A	008C	008E	0600	0092	0094	9600	8600	A000	009C	009E	00A0	00A2	00A4	00A6	00A8	00AA	00AC	00AE	00B0	00B2	00B4	00B6	00BC	00BE	00C0	00C4	00C8	0000
SFR Name	-						IFS3 (IFS4 (IFS5 (IFS6	IFS7	IEC0	IEC1	IEC2	IEC3 (IEC4 (IEC5 (IEC6 (IEC7 (IPC0	IPC1 (IPC2 (IPC3 (IPC4 (IPC5 (IPC6	IPC7 (IPC8 (IPC9 (IPC12 (IPC13 (IPC14 (IPC16 (IPC18 (IPC20 (

www.DataSacet4U/k982hip Technology Inc.

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

TABLE 4-9:	4-9:		ERRUP	INTERRUPT CONTROLLER RI	ROLLER	REGISI	FER MA	P FOR c	IsPIC33	EGISTER MAP FOR dsPIC33FJ32GS608 (CONTINUED)	308 (CO	NTINUE	D)					
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC21	00CE	I	I	I	I	I	I	I		I	AC	ADCP12IP<2:0>	۵	I	1			0040
IPC23	00D2			PWM2IP<2:0>	4	I	Ы	PWM1IP<2:0>	^	Ι	-	I		I		1	I	4400
IPC24	00D4			PWM6IP<2:0>	4	I	Ы	PWM5IP<2:0>	^	Ι	ď	PWM4IP<2:0>	~	I	ΡV	PWM3IP<2:0>		444
IPC25	00D6			AC2IP<2:0>		Ι			-	Ι	Ч	PWM8IP<2:0>	~	Ι	ΡV	PWM7IP<2:0>		4044
IPC26	00D8	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι	Ι		AC4IP<2:0>		Ι	A	AC3IP<2:0>		0044
IPC27	00DA	Ι	1	ADCP1IP<2:0>	<0	Ι	AC	ADCP0IP<2:0>	^	Ι	Ι	Ι	I	Ι			Ι	4400
IPC28	00DC	Ι	1	ADCP5IP<2:0>	<0	Ι	AC	ADCP4IP<2:0>	^	Ι	AI	ADCP3IP<2:0>	^	Ι	AD	ADCP2IP<2:0>		4444
IPC29	00DE	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι	Ι	AI	ADCP7IP<2:0>	^	Ι	AD	ADCP6IP<2:0>		0044
INTTREG 00E0	00E0	Ι	Ι	Ι	Ι		ILR<3:0>	3:0>		Ι			VE	VECNUM<6:0>				0000
Legend:	н ×	unknown v	alue on Re	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	mplemented	, read as '0'.	Reset value	es are show	In in hexade	∋cimal.								

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

	ets	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	44	40	44	44	44	04	40	44	44	40				ata			
	All Resets	0000	P 0000	0000	F 0000	F 0000	0000	0000	0000	IF 0000	IF 0000	0000	E 0000	E 0000	0000	0000	0000	E 0000	IE 0000	444	4440	444	0044	444	0004	4440	4444	0044	0440	0440	0440	0440	0440	4040	0040	
	Bit 0		INTOEP	INTOIF	SI2C1IF	SPI2EIF	Ι			PWM3IF	ADCP2IF	INTOIE	SI2C1IE	SPI2EIE				PWM3IE	ADCP2	<			<0	<0	4	I		<0								
	Bit 1	OSCFAIL	INT1EP	IC1IF	MI2C1IF	SPI2IF	SI2C2IF	U1EIF	ADCP8IF	PWM4IF	ADCP3IF	IC1IE	MI2C1IE	SPI2IE	SI2C2IE	U1EIE	ADCP8IE	PWM4IE	ADCP3IE	NT0IP<2:0>	Ι	T3IP<2:0>	U1TXIP<2:0>	SI2C1IP<2:0>	INT1IP<2:0>	I	F5IP<2:0>	SPI2EIP<2:0>	Ι	Ι	Ι	I	Ι	I	I	
	Bit 2	STKERR	INT2EP	OC1IF	AC1IF		MI2C2IF	UZEIF	1	PWM5IF	ADCP4IF	OC1IE	AC1IE	I	MI2C2IE	U2EIE	I	PWM5IE	ADCP4IE ADCP3IE ADCP2IE	4	1	•	Ū	SI	≤ .			SF	Ι	1	1		1	Ι		
	Bit 3		INT3EP	T1IF	CNIF	I	I	I	I	PWM6IF	ADCP5IF	T1IE	CNIE	Ι	I	I	Ι	PWM6IE	ADCP5IE	Ι	Ι	Ι	Ι	Ι	I	I	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	1	
	Bit 4	MATHERR ADDRERR	INT4EP	I	INT1IF	I	I	I	I	I	ADCP6IF	I	INT1IE	Ι	I	I	Ι	I	ADCP6IE			4		4	I	^	^	_		_	_	4		<0		
IICES	Bit 5	I	I	IC2IF	I	IC3IF	INT3IF	I	I	I	I	IC2IE	I	IC3IE	INT3IE	I	I	I	I	IC1IP<2:0>	IC2IP<2:0>	SPI1EIP<2:0>	ADIP<2:0>	MI2C1IP<2:0>	I	OC3IP<2:0>	INT2IP<2:0>	SPI2IP<2:0>	IC3IP<2:0>	SI2C2IP<2:0>	INT3IP<2:0>	PSEMIP<2:0>	U1EIP<2:0>	PSESMIP<2:0>	ADCP8IP<2:0>	
06 DEV	Bit 6	DIVOERR	I	OC2IF		IC4IF	INT4IF	I	I			OC2IE		IC4IE	INT4IE	I	I					SI		Μ	I	0	1	0		S	-	Å	ן	PS	AL	
INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ32GS606 DEVICES	Bit 7	SFTACERR DIVOERR	I	T2IF	I	I	I	I	I	AC2IF	I	T2IE	I	I	I	I	I	AC2IE	I	Ι	Ι	Ι	Ι	I	I	I	I	Ι	I	Ι	Ι	I	Ι	I		cimal.
sPIC33I	Bit 8	COVTE (T3IF						AC3IF		T3IE		1			1	AC3IE							I											in hexade
P FOR d	Bit 9	OVBTE	1	SPI1EIF	OC3IF	1	PSEMIF	PSESMIF	1	AC4IF		SP11EIE	OC3IE	I	PSEMIE	PSESMIE	1	AC4IE	1	OC1IP<2:0>	OC2IP<2:0>	SPI11P<2:0>	1	AC1IP<2:0>	I	OC4IP<2:0>	U2RXIP<2:0>	1	IC4IP<2:0>	MI2C2IP<2:0>	INT4IP<2:0>	QE11IP<2:0>	U2EIP<2:0>			s are shown
ER MAI	Bit 10	OVATE	1	SP111F	OC4IF	I	QEI1IF		1	I		SPI1IE	OC4IE	I	QE11E		I	I	I	0	0	SI	I	A	I	0	U2	I	10	MI	N	Ø	U	I		Reset value
REGIST	Bit 11	COVBERR	1	U1RXIF	T4IF	1	1	QEI2IF	1	I	I	U1RXIE	T4IE	I	I	QEIZIE	I	I	I	Ι	Ι	Ι	Ι	Ι	I	I		Ι	Ι	Ι	Ι	Ι	Ι	I		read as '0'.
ROLLER	Bit 12	COVAERR C	1	U1TXIF	T5IF	1	1	1	1	I	1	U1TXIE	T5IE	I	1	1	I	I	I				Ι		I			Ι	1	Ι	Ι	I	Ι			nplemented,
CONTF	Bit 13	OVBERR C	I	ADIF	INT2IF	I	1	I	ADCP12IF	I	I	ADIE	INT2IE	Ι	I	I	ADCP12IE	I	I	T1IP<2:0>	T2IP<2:0>	U1RXIP<2:0>	Ι	CNIP<2:0>	I	T4IP<2:0>	U2TXIP<2:0>	Ι		Ι	Ι	I	Ι	QEI2IP<2:0>		x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.
RUP:	Bit 14	OVAERR	DISI		U2RXIF	1	I	I	PWM1IF A	ADCP0IF			UZRXIE			I	PWM1IE /	NDCPOIE				D			I		L L		Ι					0		lue on Res
INTE	Bit 15	NSTDIS C	ALTIVT		U2TXIF (1		PWM2IF F	ADCP1IF A			U2TXIE				PWM2IE F	00A0 ADCP1IE ADCP0IE																		nknown va
4-10:	SFR Addr	00800	0082	0084	0086	0088	008A	008C	008E F	√ 0600	0092	0094	9600	8600	A600	009C	009E F	00A0 A	00A2	00A4	00A6	00A8	00AA	00AC	00AE	00B0	00B2	00B4	00B6	00BC	00BE	00C0	00C4	00C8	00CC	n = ×
TABLE 4-10:	SFR Name	INTCON1	INTCON2	IFS0	IFS1	IFS2	IFS3	IFS4	IFS5	IFS6	IFS7	IEC0	IEC1	IEC2	IEC3	IEC4	IEC5	IEC6	IEC7	IPC0	IPC1	IPC2	IPC3 (IPC4 (IPC5 (IPC6	IPC7	IPC8	IPC9	IPC12 (IPC13 (IPC14	IPC16	IPC18	IPC20 (Legend:

www.DataSbeetsUk98thip Technology Inc.

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

4	-10:	INTE	ERRUP	T CONT	TABLE 4-10: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ32GS606 DEVICES (CONTINUED)	REGIS	TER MA	P FOR	dsPIC33	FJ32GS	606 DE	VICES (CONTIN	UED)				
	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
- U	00CE	1	I	I	I	I	I	I	I	I	AI	ADCP12IP<2:0>	< <u>.</u>	I	I	I	I	0040
ıЗ	00D2	I	-	PWM2IP<2:0>	<c< td=""><td>Ι</td><td>Ā</td><td>PWM1IP<2:0></td><td>^</td><td>-</td><td>Ι</td><td>Ι</td><td>I</td><td>Ι</td><td> </td><td>-</td><td>I</td><td>4400</td></c<>	Ι	Ā	PWM1IP<2:0>	^	-	Ι	Ι	I	Ι		-	I	4400
ы	00D4	I	-	PWM6IP<2:0>	<c< td=""><td>Ι</td><td>Ā</td><td>PWM5IP<2:0></td><td>^</td><td>-</td><td>Ľ.</td><td>PWM4IP<2:0></td><td>^</td><td>Ι</td><td>١d</td><td>PWM3IP<2:0></td><td>^</td><td>444</td></c<>	Ι	Ā	PWM5IP<2:0>	^	-	Ľ.	PWM4IP<2:0>	^	Ι	١d	PWM3IP<2:0>	^	444
Ы	00D6	I		AC2IP<2:0>	^	Ι	-	I	-	-	Ι	Ι	I	Ι		-	I	4000
Ы	00D8			I		Ι	-	I	-	-		AC4IP<2:0>		Ι	1	AC3IP<2:0>		0044
В	00DA	I	A	ADCP1IP<2:0>	<0	Ι	AI	ADCP0IP<2:0>	^	-	Ι	Ι	Ι	Ι		-	I	4400
00	00DC		A	ADCP5IP<2:0>	<0	Ι	AI	ADCP4IP<2:0>	^		A	ADCP3IP<2:0>	<0	Ι	AL	ADCP2IP<2:0>	^	4444
З	OODE			Ι	Ι	Ι	-	Ι	-	-	Ι	Ι	Ι	Ι	AL	ADCP6IP<2:0>	^	0004
б	NTTREG 00E0		-	Ι	Ι		ILR<3:0>	3:0>					N	VECNUM<6:0>	^			0000
	un = x	3v nwonyr	alue on Re	set, — = un	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	1, read as '0'	. Reset valu	les are show	vn in hexad	ecimal.								

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS	406/606/608/610
--	-----------------

	L L	ט אבק		1		-	_										
SFR Bit 15 Addr		Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0100								Timer1 Register	gister								XXXX
0102								Period Register 1	jister 1								FFFF
0104 T	TON	1	TSIDL	1	Ι	1	1	I	I	TGATE	TCKP	TCKPS<1:0>	1	TSYNC	TCS	I	0000
0106								Timer2 Register	gister								XXXX
0108						Timer3	Holding Re	gister (for 3;	2-bit timer op	Timer3 Holding Register (for 32-bit timer operations only)	()						XXXX
010A								Timer3 Register	gister								XXXX
010C								Period Register 2	jister 2								FFFF
010E								Period Register 3	jister 3								FFFF
0110	TON	Ι	TSIDL	Ι	I	I	I	I	Ι	TGATE	TCKP	TCKPS<1:0>	T32	I	TCS	I	0000
0112	TON	I	TSIDL	I	I	1	1	I	I	TGATE	TCKP	TCKPS<1:0>	1	I	TCS	I	0000
0114			-					Timer4 Register	egister								XXXX
0116						Timer5	Holding Re	gister (for 3;	2-bit timer op	Timer5 Holding Register (for 32-bit timer operations only)	6						XXXX
0118								Timer5 Register	gister								XXXX
011A								Period Register 4	jister 4								FFFF
011C								Period Register 5	jister 5								FFFF
011E	TON	Ι	TSIDL	Ι	Ι	Ι	I	I	Ι	TGATE	TCKP	TCKPS<1:0>	T32	Ι	TCS	Ι	0000
0120	TON	I	TSIDL	Ι	I	I	I	I	I	TGATE	TCKP	TCKPS<1:0>	I	I	TCS	I	0000
Iknowi	r value	x = unknown value on Reset, —		mented, rea	= unimplemented, read as '0'. Reset values are shown in hexadecimal	set values ar	e shown in	hexadecim	lal.								
Z	PUT	CAPTU	INPUT CAPTURE REGISTER MAP	ISTER N	AP												
SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5 E	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0140							Ч	Input 1 Capture Register	re Register								XXXX
0142	Ι	I	ICSIDL		I	I	Ι	Ι	ICTMR	ICI<1:0>		ICOV IC	ICBNE		ICM<2:0>		0000
0144							Ľ	Input 2 Capture Register	re Register								XXXX
0146	I	I	ICSIDL	I				I	ICTMR	ICI<1:0>		ICOV IC	ICBNE		ICM<2:0>		0000
0148							ln	Input 3 Capture Register	re Register								XXXX
014A	Ι	Ι	ICSIDL	Ι	Ι	Ι	Ι	Ι	ICTMR	ICI<1:0>		ICOV IC	ICBNE		ICM<2:0>		0000
014C							Ч	Input 4 Capture Register	re Register								XXXX
014E	Ι	Ι	ICSIDL	Ι	Ι	Ι	Ι	Ι	ICTMR	ICI<1:0>		ICOV IC	ICBNE		ICM<2:0>		0000
nkno	wn valu	e on Reset,	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	:mented, re:	ad as '0'. Re	set values a	e shown ir	hexadecir	nal.								

TABLE 4-13 :		OUTPU	OUTPUT COMPARE REGISTER	ARE RE	GISTE	R MAP	•											
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10		Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 Bit 0	0 All Resets
OC1RS	0180							0	utput Con	npare 1 Sec	Output Compare 1 Secondary Register	ster						XXXX
OC1R	0182								Outpr	Output Compare 1 Register	1 Register							XXXX
OC1CON	0184	I	I	OCSIDL	I					I	I	I		OCFLT	OCTSEL	ŏ	OCM<2:0>	0000
OC2RS	0186							0	utput Con	ηpare 2 Sec	Output Compare 2 Secondary Register	ster						XXXX
OC2R	0188								Outpr	Output Compare 2 Register	2 Register							XXXXX
OC2CON	018A	I	I	OCSIDL	I					I	I	I	I	OCFLT	OCTSEL	ŏ	OCM<2:0>	0000
OC3RS	018C							0	utput Con	npare 3 Sec	Output Compare 3 Secondary Register	ster						XXXX
OC3R	018E								Outpr	Output Compare 3 Register	3 Register							XXXX
OC3CON	0190	I	I	OCSIDL	I					I	I	I	I	OCFLT	OCTSEL	ŏ	OCM<2:0>	0000
OC4RS	0192							0	utput Con	ηpare 4 Sec	Output Compare 4 Secondary Register	ster						XXXX
OC4R	0194								Outpr	Output Compare 4 Register	4 Register							XXXXX
OC4CON	0196	I	I	OCSIDL	I	Ι			1	I	I	I	I	OCFLT	OCTSEL	ŏ	OCM<2:0>	0000
Legend:	× = unkr	rown value	x = unknown value on Reset, —	- = unimplemented, read	nented, re:		Reset vali	ues are (shown in	as '0'. Reset values are shown in hexadecimal	al.							
TABLE 4-14:	-14:	QEI1 R	QEI1 REGISTER MAP	RAP														
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
QE11CON	01E0	CNTERR	~	QEISIDL	XDNI	UPDN	QE	QEIM<2:0>		SWPAB	PCDOUT	TQGATE	TQCKI	TQCKPS<1:0>	POSRES	TACS	UPDN_SRC	0000
DFLT1CON	01E2	I	Ι	Ι	Ι	Ι	IMV<1:0>		CEID	QEOUT		QECK<2:0>		I	Ι	I	Ι	0000
POS1CNT	01E4								Pos	Position Counter<15:0>	er<15:0>							0000
MAX1CNT	01E6								Max	Maximum Count<15:0>	nt<15:0>							FFFF
Legend: u = un TABLE 4-15:	initia		alized bit, —= unimplemented, read as 'o' QEI2 REGISTER MAP	Nented, read	d as '0'													
SFR	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AI

SFR Name	Addr.	Addr. Bit 15	Bit 14	Bit 14 Bit 13 Bit 12	Bit 12	Bit 11	Bit 11 Bit 10 Bit 9 Bit 8	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
QEI2CON 01F0 CNTERR	01F0	CNTERR	Ι	QEISIDL INDX	NDX	UPDN	QEIM<2:0>	EIM<2:0>		SWPAB	PCDOUT	TQGATE	TQCKPS	3<1:0>	POSRES	TQCS	SWPAB PCDOUT TQGATE TQCKPS<1:0> POSRES TQCS UPDN_SRC 0000	0000
DFLT2CON 01F2	01F2	Ι	Ι	Ι		Ι	>/MI	1:0>	CEID	IMV<1:0> CEID QEOUT	-	QECK<2:0>		I	I			0000
POS2CNT 01F4	01F4								Poć	Position Counter<15:0>	ter<15:0>							0000
MAX2CNT	01F6								Ma	Maximum Count<15:0>	int<15:0>							FFF
Legend: $u = uninitialized bit, = unimplemented, read as '0'$	= uninitia	lized bit,	= unimplem	tented, read	as '0'													

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

www.DataSheet4Hagam

<u> </u>	IABLE 4-16: HI		TEU T															
δă	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	2 Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400	PTEN		PTSIDI	L SESTAT	IT SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	SΥ	SYNCSRC<2:0>	<0>		SEV	SEVTPS<3:0>		0000
	0402	I	1	1				Ι	Ι		Ι	I		1		PCLKDIV<2:0>	<0	0000
	0404					-			PTPER<15:0>	5:0>					-			FFF8
L	0406						SE	SEVTCMP<15:3>	3>									0000
I	040A								MDC<15:0>	<0:								0000
I	040E	I			SESTAT	VT SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	SΥ	SYNCSRC<2:0>	<0:		SEV	SEVTPS<3:0>		0000
<u> </u>	0410	I	1	1		1		Ι	Ι		Ι	I		1		PCLKDIV<2:0>	<0	0000
	0412								PTPER<15:0>	5:0>								FFF8
SSEVTCMP	0414						SS	SSEVTCMP<15:3>	:3>									0000
<u> </u>	041A CH	CHPCLKEN								CHC	CHOP<9:3>				Ι	1	1	0000
· · ·	Legend: x = unknow TABLE 4-17: HI	un value o. I GH-SP	n Reset, -	 x = unknown value on Reset, — = unimplemented, read HIGH-SPEED PWM GENERATC 	emented, r ⁱ :NERA 1	nown value on Reset. — = unimplemented, read as '0'. Reset values are shown HIGH-SPEED PWM GENERATOR 1 REGISTER MAP	Reset value:	s are shown R MAP	d as '0'. Reset values are shown in hexadecimal DR 1 REGISTER MAP	lal.								
٩0	Addr Offset Bi	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
Ľ	0420 FLT	FLTSTAT C	CLSTAT ⁻	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:0>		DTCP		MTBS	CAM	XPRES	IUE	0000
)	0422 PI	PENH	PENL	РОЦН	POLL	PMOL	PMOD<1:0>	OVRENH	OVRENL	OVRDAT<1:0>	:1:0>	FLTDAT<1:0>	1:0>	CLDAT<1:0>	<1:0>	SWAP	OSYNC	0000
	0424 IFL1	IFLTMOD			CLSRC<4:0>	^0		CLPOL	CLMOD		FLTS	FLTSRC<4:0>			FLTPOL	FLTMOD<1:0>	<1:0>	0000
	0426								PDC1<15:0>	<0>								0000
	0428								PHASE1<15:0>	5:0>								0000
l																		

CHOPHEN BPLH I L I IRGSTRT<5:0> BPHL L I I 1 врнн CHOPSEL<3:0> BCL BCH ALTDTR1<13:0> T 1 DTR1<13:0> DTM LEB<11:3> 1 SPHASE1<15:0> SDC1<15:0> — = unimplemented, read as '0'. Reset values are shown in hexadecimal. 1 I PWMCAP1<15:3> STRGCMP<15:3> TRGCMP<15:3> Τ BLANKSEL<3:0> CLLEBEN I FLTLEBEN I ΡLF T I PLR FRGDIV<3:0> x = unknown value on Reset, HRDDIS РНГ I HRPDIS PHR T I 043E 042A 042E 043A 042C 0430 0432 0434 0436 0438 043C PWMCAP1 TRGCON1 AUXCON1 LEBCON1 SPHASE1 -EBDLY1 ALTDTR1 Legend: STRIG1 TRIG1 SDC1 DTR1

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

T

0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000

www.DataSheet4U.com

CHOPLEN

BPLL

L T

www.DataSacebsU/keBhip Technology Inc.

TABLE 4-18:	-18:	HIGH-S	PEED I	PWM GE	NERAT	HIGH-SPEED PWM GENERATOR 2 REGISTER MAP	GISTER	MAP										
File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON2	0440	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:0>	1:0>	DTCP		MTBS	CAM	XPRES	IUE	0000
IOCONZ	0442	PENH	PENL	POLH	POLL	PMOD<1:0>	<1:0>	OVRENH	OVRENL	OVRDAT<1:0>	r<1:0>	FLTDAT<1:0>	<1:0>	CLDAT<1:0>	<1:0>	SWAP	OSYNC	0000
FCLCON2	0444	IFLTMOD			CLSRC<4:0>	-C		CLPOL	CLMOD		FL'	FLTSRC<4:0>	_		FLTPOL	FLTMOD<1:0>	D<1:0>	0000
PDC2	0446								PDC2<15:0>									0000
PHASE2	0448							đ	PHASE2<15:0>	^								0000
DTR2	044A	I	I						D	DTR2<13:0>	^							0000
ALTDTR2	044C	I							ALT	ALTDTR2<13:0>	Ģ							0000
SDC2	044E								SDC2<15:0>									0000
SPHASE2	0450							SF	SPHASE2<15:0>	4								0000
TRIG2	0452						TRGCM	TRGCMP<15:3>								I	I	0000
TRGCON2	0454		TRGDI	TRGDIV<3:0>		Ι	Ι	Ι	Ι	DTM	1			TRGS	TRGSTRT<5:0>			0000
STRIG2	0456						STRGCN	STRGCMP<15:3>								I	I	0000
PWMCAP2	0458						PWMCA	PWMCAP2<15:3>								I	I	0000
LEBCON2	045A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	Ι	Ι		1	BCH	BCL	врнн	BPHL	BPLH	BPLL	0000
LEBDLY2	045C	Ι	I	Ι	Ι				LEB<11:3>	:3>						I	I	0000
AUXCON2	045E	HRPDIS	HRDDIS	I			BLANKSEL<3:0>	EL<3:0>					CHOPSEL<3:0>	L<3:0>	,	CHOPHEN	CHOPLEN	0000
Legend:	un = ×	snown value	on Reset,	\mathbf{x} = unknown value on Reset, — = unimplemented, read	emented, re		as '0'. Reset values are shown in hexadecimal	e shown in h	exadecimal.									

TABLE 4-19:	-19:	HIGH-S	PEED F	HIGH-SPEED PWM GENERATO	NERAT	OR 3 RE	R 3 REGISTER MAP	MAP										
File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON3	0460	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:0>	1:0>	DTCP	I	MTBS	CAM	XPRES	IUE	0000
IOCON3	0462	PENH	PENL	POLH	POLL	PMOD<1:0>	<1:0>	OVRENH	OVRENL	OVRDAT<1:0>	T<1:0>	FLTDAT<1:0>	<1:0>	CLDAT<1:0>	<1:0>	SWAP	OSYNC	0000
FCLCON3	0464	IFLTMOD			CLSRC<4:0>	^		CLPOL	CLMOD		FLT	FLTSRC<4:0>			FLTPOL	FLTMOD<1:0>	D<1:0>	0000
PDC3	0466							Id	PDC3<15:0>									0000
PHASE3	0468							ΡΗ	PHASE3<15:0>									0000
DTR3	046C	I	I						DT	DTR3<13:0>								0000
ALTDTR3	046C								ALTC	ALTDTR3<13:0>	^							0000
SDC3	046E							SI	SDC3<15:0>									0000
SPHASE3	0470							SPF	SPHASE3<15:0>									0000
TRIG3	0472						TRGCMP<15:3>	⊃<15:3>							I	I	I	0000
TRGCON3	0474		TRGDI	TRGDIV<3:0>		Ι	-	1	Ι	DTM				TRG	TRGSTRT<5:0>	~		0000
STRIG3	0476						STRGCMP<15:3>	IP<15:3>								Ι	I	0000
PWMCAP3	0478						PWMCAP3<15:3>	>3<15:3>							I	I	I	0000
LEBCON3	047A	PHR	ЫНF	PLR	PLF	FLTLEBEN	CLLEBEN	1	Ι	Ι		BCH	BCL	врнн	BPHL	BPLH	BPLL	0000
LEBDLY3	047C	Ι	Ι	I					LEB<11:3>	3>					Ι	Ι	I	0000
AUXCON3	047E	HRPDIS	HRDDIS	Ι			BLANKS	BLANKSEL<3:0>		I	Ι		CHOPSEL<3:0>	L<3:0>		CHOPHEN	CHOPLEN	0000
Legend:	× = nu	known value	on Reset, -	\mathbf{x} = unknown value on Reset, — = unimplemented, read	mented, re;	ad as '0'. Res	tet values are	as '0'. Reset values are shown in hexadecimal	xadecimal.									

DS70591B-page 75

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

TABLE 4-20:	-20:	ריש שו	SPEEU	דעאו פר	INERA		שווכוס											
File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON4	0480	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:0>	<1:0>	DTCP	I	MTBS	CAM	XPRES	IUE	0000
IOCON4	0482	PENH	PENL	HOOH	POLL	PMOD<1:0>	<1:0>	OVRENH	OVRENL	OVRDAT<1:0>	T<1:0>	FLTDAT<1:0>	<1:0>	CLDAT<1:0>	<1:0>	SWAP	OSYNC	0000
FCLCON4	0484	IFLTMOD			CLSRC<4:0>	~0		CLPOL	CLMOD		FLT	FLTSRC<4:0>			FLTPOL	FLTMOD<1:0>	><1:0>	0000
PDC4	0486								PDC4<15:0>	4								0000
PHASE4	0488							4	PHASE4<15:0>	<0:								0000
DTR4	048A	I	Ι							DTR4<13:0>	<0							0000
ALTDTR4	048A	I	Ι						A	ALTDTR4<13:0>	3:0>							0000
SDC4	048E								SDC4<15:0>	4								0000
SPHASE4	0490							SF	SPHASE4<15:0>	5:0>								0000
TRIG4	0492						TRGCMP<15:3>	><15:3>							I	I	I	0000
TRGCON4	0494		TRGD	TRGDIV<3:0>		Ι	Ι	I		DTM	-			TRGS	TRGSTRT<5:0>			0000
STRIG4	0496						STRGCMP<15:3>	P<15:3>							I	I	I	0000
PWMCAP4	0498						PWMCAP4<15:3>	4<15:3>							I	I	I	0000
LEBCON4	049A	PHR	ЫНF	PLR	PLF	FLTLEBEN	CLLEBEN	I			-	BCH	BCL	врнн	BPHL	BPLH	BPLL	0000
LEBDLY4	049C	-	Ι						LEB<	LEB<11:3>					1	Ι		0000
AUXCON4	049E	HRPDIS	HRDDIS	Ι	Ι		BLANKSEL<3:0>	_<3:0>		I			CHOPSEL<3:0>	L<3:0>	_	CHOPHEN	CHOPLEN	0000
Legend:	× = un	known value	on Reset,	\mathbf{x} = unknown value on Reset, — = unimplemented, read	emented, r€	sad as '0'. Res	as '0'. Reset values are shown in hexadecimal	shown in F	rexadecims	÷								

۵ ķ

TABLE 4	-21:	HIGH-S	PEED I	PWM GE	NERAT	TABLE 4-21: HIGH-SPEED PWM GENERATOR 5 REGISTER MAP	GISTER	MAP										
File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON5	04A0	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:0>	1:0>	DTCP	I	MTBS	CAM	XPRES	IUE	0000
IOCON5	04A2	PENH	PENL	POLH	POLL	PMOD<1:0>	<1:0>	OVRENH	OVRENL	OVRDAT<1:0>	T<1:0>	FLTDAT<1:0>	<1:0>	CLDAT<1:0>	<1:0>	SWAP	OSYNC	0000
FCLCON5	04A4	IFLTMOD			CLSRC<4:0>	6		CLPOL	CLMOD		FLT	FLTSRC<4:0>		-	FLTPOL	FLTMOD<1:0>	D<1:0>	0000
PDC5	04A6								PDC5<15:0>	4								0000
PHASE5	04A8							P	PHASE5<15:0>	<0:								0000
DTR5	04AA	I	I							DTR5<13:0>	6							0000
ALTDTR5	04AA								AL	ALTDTR5<13:0>	3:0>							0000
SDC5	04AE								SDC5<15:0>	4								0000
SPHASE5	04B0							SF	SPHASE5<15:0>	<0:9								0000
TRIG5	04B2						TRGCMP<15:3>	⊃<15:3>							I	I	I	0000
TRGCON5	04B4		TRGDI	TRGDIV<3:0>		Ι	Ι	Ι		DTM	Ι			TRGS	TRGSTRT<5:0>	•		0000
STRIG5	04B6						STRGCMP<15:3>	P<15:3>							I	Ι	I	0000
PWMCAP5	04B8						PWMCAP5<15:3>	5<15:3>							I	I	I	0000
LEBCON5	04BA	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	Ι		I	Ι	BCH	BCL	ВРНН	BPHL	BPLH	BPLL	0000
LEBDLY5	04BC	Ι		Ι	Ι				LEB<11:3>	11:3>					I	I	I	0000
AUXCON5	04BE	HRPDIS	HRDDIS	Ι	Ι		BLANKSEL<3:0>	L<3:0>		I	Ι		CHOPSEL<3:0>	<u>1</u> <3:0>		CHOPHEN	CHOPLEN	0000
Legend:	un = ×	known value	on Reset,	x = unknown value on Reset, — = unimplemented, read	mented, re		as '0'. Reset values are shown in hexadecimal	shown in h	exadecima									

DS70591B-page 77

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

TABLE 4-22:	-22:	HIGH-S	SPEED	PWM GE	ENERAT	HIGH-SPEED PWM GENERATOR 6 REGISTER MAP	GISTER	MAP										
File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON6	04C0	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:0>	:1:0>	DTCP	I	MTBS	CAM	XPRES	IUE	0000
IOCON6	04C2	PENH	PENL	POLH	POLL	PMOD<1:0>	<1:0>	OVRENH	OVRENL	OVRDAT<1:0>	T<1:0>	FLTDAT<1:0>	<1:0>	CLDAT<1:0>	<1:0>	SWAP	OSYNC	0000
FCLCON6	04C4	IFLTMOD			CLSRC<4:0>	<0		CLPOL	CLMOD		FLI	FLTSRC<4:0>		-	FLTPOL	FLTMOD<1:0>)<1:0>	0000
PDC6	04C6								PDC6<15:0>	4								0000
PHASE6	04C8							ď	PHASE6<15:0>	<0.								0000
DTR6	04CA		Ι							DTR6<13:0>	<0							0000
ALTDTR6	04CA		Ι						A	ALTDTR6<13:0>	3:0>							0000
SDC6	04CE								SDC6<15:0>	4								0000
SPHASE6	04D0							SF	SPHASE6<15:0>	2:0>								0000
TRIG6	04D2						TRGCMP<15:3>	><15:3>							I	I	I	0000
TRGCON6	04D4		TRGD	TRGDIV<3:0>		I	Ι	I		DTM	-			TRGS	TRGSTRT<5:0>			0000
STRIG6	04D6						STRGCMP<15:3>	P<15:3>							I	I	I	0000
PWMCAP6	04D8						PWMCAP6<15:3>	6<15:3>							I	I	I	0000
LEBCON6	04DA	PHR	ЪНF	PLR	PLF	FLTLEBEN	CLLEBEN	I			-	BCH	BCL	врнн	BPHL	BPLH	BPLL	0000
LEBDLY6	04DC	Ι	Ι	Ι	Ι				LEB<	LEB<11:3>					I	Ι	Ι	0000
AUXCON6	04DE	HRPDIS	HRDDIS	Ι	Ι		BLANKSEL<3:0>	<u>-</u> <3:0>		Ι			CHOPSEL<3:0>	L<3:0>		CHOPHEN	CHOPLEN	0000
Legend:	un = ×	<nown td="" value<=""><td>on Reset,</td><td>\mathbf{x} = unknown value on Reset, — = unimplemented, read</td><td>emented, re</td><td>ed as '0'. Ree</td><td>as '0'. Reset values are shown in hexadecimal</td><td>shown in h</td><td>nexadecima</td><td>-i-</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></nown>	on Reset,	\mathbf{x} = unknown value on Reset, — = unimplemented, read	emented, re	ed as '0'. Ree	as '0'. Reset values are shown in hexadecimal	shown in h	nexadecima	-i-								

C

IR 7 REGISTER MAP (EXCLUDES dsPIC33FJ32GS406 AND dsPIC33FJ64GS406 DEVICES)
Bit 9Bit 7Bit 6Bit 5Bit 3Bit 3Bit 7Bit 9Bit 4Bit 9Bit 9Bit 9Bit 9AllTTBMDCSDTC<1:0>DTC<1:0>DTC<1:0>DTC<1:0>NTBSCAMXPRESUUE0000OVRENHOVRENHOVRDAT<1:0>FLTDAT<1:0>CLDAT<1:0>SWAPOSYNC0000OVRENHOVRENLOVRDAT<1:0>FLTDAT<1:0>FLTDAT00000000CLPOLCLMODFLTSRC<4:0>FLTSRC<4:0>FLTPOLFLTMOD<1:0>0000CLPOLCLMODFLTSRC<4:10>FLTSRC<4:0>FLTPOLFLTMOD<1:0>0000CLPOLCLMODSWAPOSYNC000000000000PDC7<15:0>FLTSRC<4:10>AllII0000PDC7<15:0>SMAPOTMOLIII0000PLC7<15:0>FLTSRC<4:10>IIII0000PLC7<15:0>SMAPIIIIIIIPLC7<15:0>SMAPIIIIIIIIPLC7<15:0>SMAPIIIIIIIIIIPLC7<15:0>SMAPIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII <tdi< td="">II</tdi<>
Bit 3Bit 7Bit 6Bit 3Bit 3Bit 1Bit 1Bit 0FMDCS $DTC+10^{\circ}$ $DTCP$ $$ MTBSCAMXPRESIUEIUEOVRENL $OVRDAT<1:0^{\circ}$ $TTCA1:0^{\circ}$ $DTCA1:0^{\circ}$ $SWAP$ $OSYNC$ $OSYNC$ OVRENL $OVRDAT<1:0^{\circ}$ $FLTDAT<1:0^{\circ}$ $SWAP$ $OSYNC$ $OSYNC$ $DTCA1:0^{\circ}$ $FLTDAT<1:0^{\circ}$ $FLTPOL$ $FLTMOD<1:0^{\circ}$ $OSYNC$ $DTCA1:0^{\circ}$ $TTSTC<4:0^{\circ}$ $FLTPOL$ $FLTMOD<1:0^{\circ}$ $OSYNC$ $PDC7<15:0^{\circ}$ $TTTTT<1$
Bit 7Bit 6Bit 5Bit 3Bit 2Bit 1Bit 0MDCSDTC<1:0>DTCPMTBSCAMXPRESIUEOVRENLOVRDAT<1:0>FLTDAT<1:0>CLDAT<1:0>SWAPOSYNCOVRENLOVRDAT<1:0>FLTDAT<1:0>FLTDAT<1:0>SWAPOSYNCCLMODFLTSRC<4:0>FLTDAT<1:0>FLTDATSWAPOSYNCDTR7<13:0>FLTSRC<4:0>FLTPOLFLTPOLFLTMODIUEPDC7<15:0>ALTDTR7<13:0>ALTDTR7<13:0>ALTDTR7<13:0>ALTDTR7<13:0>PASE7<15:0>ALTDTR7<13:0>ALTDTR7<13:0>ALTDTR7<13:0>ALTDTR7<13:0>PASE7<15:0>ALTDTR7<13:0>ALTDTR7<13:0>ALTDTR7<13:0>ALTDTR7<15:0>ALTDTR7<13:0>ALTDTR7<13:0>ALTDTR7<13:0>ALTDTR7<15:0>ALTDTR7<13:0>ALTDTR7<13:0>ALTDTR7<13:0>ALTDTR7<15:0>ALTDTR7<13:0>ALTDTR7<13:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<17:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<17:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<16:0>ALTDTR7<17:0>ALTDTR7<
Bit 7Bit 6Bit 3Bit 3Bit 3Bit 1Bit 0MDCSDTC<1:0>DTC<1:0>DTC<1:0>NTBSCAMXPRESIUEOVRULOVRDAT<1:0>FLTDAT<1:0>CLDAT<1:0>SWAPOSYNCOVRENLOVRDAT<1:0>FLTDAT<1:0>CLDAT<1:0>SWAPOSYNCDTCCLMODFLTDAT<1:0>FLTDAT<1:0>SWAPOSYNCDVRENLOVRDAT<1:0>FLTRATSWAPOSYNCDTR7<15:0>FLTSRC<4:0>FLTRADFLTMODIUETATAFLTSRC<4:0>AFLTRATADTR7<13:0>AAAAAASDC7<15:0>AAAAAADTMAAAAAAADTMAAAAAAADTMAAA
Bit 7Bit 6Bit 3Bit 3Bit 3Bit 1Bit 0MDCSDTC<1:0>DTC<1:0>MTBSCAMXPRESIUEOVRENLOVRDAT<1:0>TCTA1:0>TCTA1:0>SWAPOSYNCOVRENLOVRDAT<1:0>FLTDAT<1:0>CLDAT<1:0>SWAPOSYNCDC7<15:0>FLTSC<4:0>FLTROD<1:0>FLTMOD<1:0>NACPDC7<15:0>FLTSC<4:0>ALTDTR7<13:0>ALTDTR7ALTDTR7ALTDTR7<13:0>ALTDTR7<13:0>ALTDTR7ALTDTR7ALTDTR7ALTDTR7<13:0>ALTDTR7ALTDTR7ALTDTR7ALTDTR7ALTDTR7<15:0>ALTDTR7
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0MDCSDTC<1:0>DTCP—MTBSCAMXPRESIUEOVRDILOVRDAT<1:0>DTCPELTDAT<1:0>SWAPOSYNCOVRENLOVRDAT<1:0>FLTDAT<1:0>CLDAT<1:0>SWAPOSYNCDTC<1:0>FLTSRC<4:0>FLTPOLFLTPOLFLTPOLSUAPOSYNCPDC7<15:0>FLTSRC<4:0>FLTSRC<4:0>FLTPOLFLTPOLFLTPOLSUAPMASE7<15:0>AAAAAAALTDTR7<13:0>AAAAAAMASE7<15:0>AAAAAAALTDTR7<13:0>AAAAAAALTDTR7<13:0>AAAAAAALTDTR7<13:0>AAAAAAALTDTR7<15:0>AAAAAAALTDTR7AAAAAAALTDTR7AAAAAAALTDTR7AAAAAABASE7AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0MDCSDTC<1:0>DTCP—MTBSCAMXPRESIUEOVRENLOVRDAT<1:0>DTCPELTDAT<1:0>SWAPOSYNCOVRENLOVRDAT<1:0>FLTDAT<1:0>FLTPOLFLTPOLCLMODFLTSRC<4:0>FLTPOLFLTPOLPDC7<15:0> </td
Bit 8Bit 7Bit 6Bit 3Bit 3Bit 2Bit 1Bit 0MDCSDTC<1:0>DTCP—MTBSCAMXPRESIUEOVRENLOVRDAT<1:0>DTCP—MTBSCAMXPRESIUEOVRENLOVRDATFLTDAT<1:0>CLDAT<1:0>SWAPOSYNCDVCNLOVRENLFLTDATFLTDAT<1:0>FLTDATSWAPOSYNCDVRENLOVRENLFLTSRC44:0>FLTPOLFLTPOLFLTPOLPDC7<15:0>FLTSRC44:0>FLTSRC44:0>FLTPOLFLTPOLHASE7<15:0>ALTDTR7<13:0>ALTDTR7<13:0>ALTDTR7
Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 MDCS DTC<1:0> DTCP — MTBS CAM XPRES IUE OVRENL OVRENL DVCPAT<1:0> DTCP — MTBS CAM XPRES IUE OVRENL OVRDAT<1:0> FLTDAT<1:0> CLDAT<1:0> SWAP OSYNC DVRONL OVRDAT FLTSRC<4:0> FLTPOL FLTPOL <td< td=""></td<>
Bit 7 Bit 6 Bit 3 Bit 3 Bit 2 Bit 1 Bit 0 MDCS DTC<1:0> DTCP — MTBS CAM XPRES IUE OVRENL OVRDAT<1:0> DTCP — MTBS CAM XPRES IUE OVRENL OVRDAT<1:0> DTCT CLDAT<1:0> CLDAT<1:0> SWAP OSYNC DCTANL OVRDAT<1:0> FLTPAT<1:0> CLDAT<1:0> SWAP OSYNC CLMOD FLTSC<4:0> FLTPOL CLDAT<1:0> SWAP OSYNC PDC7<15:0> MASE7<15:0> AMASE7<15:0> AMASE7 AMASE7 AMASE7
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 MDCS DTC<1:0> DTCP — MTBS CAM XPRES IUE OVRENL OVRDAT<1:0> DTCP — MTBS CAM XPRES IUE CLMOD FLTAT<1:0> CLDAT<1:0> CLDAT<1:0> SWAP OSYNC DC7<15:0> FLTSRC<4:0> FLTPOL FLTPOL FLTMOD SWAP OSYNC
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 MDCS DTC<1:0> DTCP — MTBS CAM XPRES IUE OVRENL OVRDAT<1:0> FLTDAT<1:0> CLDAT<1:0> SWAP OSYNC CLMOD FLTSRC<4:0> FLTPOL FLTMOD FLTMOD 0.000
Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 MDCS DTC<1:0> DTCP — MTBS CAM XPRES IUE OVRENL OVRDAT<1:0> FLTDAT<1:0> CLDAT<1:0> CLDAT<1:0> SWAP OSYNC
Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 MDCS DTC<1:0> DTCP — MTBS CAM XPRES IUE
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 DTC<1:0> DTCP — MTBS CAM XPRES IUE
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

(All Resets	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	
CES		ō		ō	ō	ō	ō	ō	ō	ō	ō	ō	ō	ō		ō		
DEVI	Bit 0	IUE	OSYNC	<1:0>							I		I	Ι	BPLL	I	CHOPLEN	
S406	+	ES	۹P	FLTMOD<1:0>											H			
J64G	Bit 1	XPRES	SWAP	H							I	^	I	I	BPLH		CHOPHEN	
C33F.	Bit 2	CAM	<1:0>	FLTPOL							I	TRGSTRT<5:0>	I	I	BPHL	I		
dsPI	Bit 3	MTBS	CLDAT<1:0>									TRGS			врнн		<3:0>	
AND	Bit 4	_	<0												BCL E		CHOPSEL<3:0>	
S406			FLTDAT<1:0>	4:0>													Ð	
J32G	Bit 5	DTCP	FLT	FLTSRC<4:0>											BCH			
C33F.	Bit 6	<0:	<1:0>				_	-0.				I			I			
dsPI	Bit 7	DTC<1:0>	OVRDAT<1:0>				DTR8<13:0>	ALTDTR8<13:0>				DTM				^	-	
DES				0	5:0>	15:0>	DTR	ALTDT	5:0>	<15:0>		Ō				LEB<11:3>	1	
KCLU	Bit 8	MDCS	OVRENL	CLMOD	PDC8<15:0>	PHASE8<15:0>			SDC8<15:0>	SPHASE8<15:0>		Ι			Ι	Ē		viodovo
P (E)	Bit 9	ITB	OVRENH (CLPOL		Ъ			0	SPI	3~		5:3>	5:3>			^	n in h
R MA	8	_	OVF	С							TRGCMP<15:3>		MP<1	AP8<1	7		SEL<3:	ore cho
ISTEI	Bit 10	TRGIEN	6								TRGC	Ι	STRGCMP<15:3>	PWMCAP8<15:3>	CLLEBEN		BLANKSEL<3:0>	d ac '0'. Decet values are shown in hevadecimal
REG			PMOD<1:0>															Docot
DR 8	Bit 11	CLIEN	Ρ	^								Ι			FLTLEBEN			,∪, ac p
RATC	Bit 12	FLTIEN	POLL	CLSRC<4:0>											PLF F	1	1	tod roa
ENE	Bit	<u> </u>	P	CLS											4			namak
NM G	Bit 13	TRGSTAT	POLH									<3:0>			PLR	I	Ι	- inim
ED P\												TRGDIV<3:0>			F		DIS	to ac
SPEI	Bit 14	- CLSTAT	PENL									Ē			ΡΗF		HRDDIS	
HIGH-SPEED PWM GENERATOR 8 REGISTER MAP (EXCLUDES dsPIC33FJ32GS406 AND dsPIC33FJ64GS406 DEVICES)	Bit 15	FLTSTAT	PENH	FLTMOD			I	I							PHR	I	HRPDIS	internation and
	Addr Offset	0500 F	0502	0504 IF	0506	0508	050A	050A	050E	0510	0512	0514	0516	0518	051A	051C	051E }	* = unknown value on Deset — = unimplemented rea
TABLE 4-24:		-																
ABL	File Name	PWMCON8	OCON8	FCLCON8	PDC8	PHASE8	DTR8	ALTDTR8	SDC8	SPHASE8	TRIG8	IRGCON8	STRIG8	PWMCAP8	-EBCON8	-EBDLY8	AUXCON8	-priorio

PMICONG DEC LTERN CLEN TECEN DEC MICE DEC MICE DEC MICE DEC MICE MICE <th< th=""><th>File Name Offs</th><th>Addr Offset</th><th>Bit 15 Bit 14 Bit 13 Bit 12 Bi</th><th>Bit 14</th><th>Bit 13</th><th>Bit 12</th><th>Bit 11</th><th>Bit 10</th><th></th><th>Bit 9</th><th>Bit 8</th><th>Bit 7 E</th><th>Bit 6</th><th>Bit 5</th><th>Bit 4</th><th>Bit 3</th><th>Bit 2</th><th>Bit 1</th><th>Bit 0</th><th>All Resets</th></th<>	File Name Offs	Addr Offset	Bit 15 Bit 14 Bit 13 Bit 12 Bi	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10		Bit 9	Bit 8	Bit 7 E	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0022 ENH ENH FOLI POLL COLATCION CURATCION CURATCION <t< td=""><td>VMCON9</td><td>0520</td><td>-</td><td>CLSTAT</td><td>TRGSTAT</td><td></td><td></td><td></td><td></td><td></td><td>ADCS</td><td>DTC<1:0</td><td></td><td>DTCP</td><td>Ι</td><td></td><td>CAM</td><td>XPRES</td><td>IUE</td><td>0000</td></t<>	VMCON9	0520	-	CLSTAT	TRGSTAT						ADCS	DTC<1:0		DTCP	Ι		CAM	XPRES	IUE	0000
0 0	CON9	0522	PENH	PENL	POLH	POLL	ΡM	10D<1:0>	NO		VRENL	OVRDAT<	1:0>	FLTDAT	<1:0>	CLDAT	<1:0>	SWAP	OSYNC	0000
0226 DICO: DICO: <thd< td=""><td>CON9</td><td>0524</td><td>IFLTMOD</td><td></td><td></td><td>CLSRC<</td><td>4:0></td><td></td><td>CL</td><td></td><td>LMOD</td><td></td><td>FLTS</td><td>RC<4:0></td><td></td><td>ш.</td><td>LTPOL</td><td>FLTMOD<1:0></td><td>D<1:0></td><td>0000</td></thd<>	CON9	0524	IFLTMOD			CLSRC<	4:0>		CL		LMOD		FLTS	RC<4:0>		ш.	LTPOL	FLTMOD<1:0>	D<1:0>	0000
0268	60	0526								PD	C9<15:0>									0000
0524 <td>HASE9</td> <td>0528</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PHA</td> <td>SE9<15:0:</td> <td>~</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	HASE9	0528								PHA	SE9<15:0:	~								0000
0 0 0 0 Interest and transmission and transmissin and transmissin and transmission and transmission an	IR9	052A	I								D	^T R9<13:0>								0000
0026 Standard Standard <th< td=""><td>TDTR9</td><td>052A</td><td>I</td><td>I</td><td></td><td></td><td></td><td></td><td></td><td></td><td>ALTI</td><td>DTR9<13:0</td><td>4</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></th<>	TDTR9	052A	I	I							ALTI	DTR9<13:0	4							0000
0 0	00	052E								SD	C9<15:0>									0000
0623 TRGOMP 153 TRGOMP 153 1763 <	PHASE9	0530								SPH,	4SE9<15:C	4								0000
063 TRGDIV-3.0- Indicate <	RG9	0532						TR	GCMP<15	:3>								I	Ι	0000
0 639 FIRECMIP-16:3	RGCON9	0534		TRGDI	V<3:0>							DTM				TRGS	TRT<5:0>			0000
0 0	IRIG9	0536						STF	3GCMP<1:	5:3>								I	Ι	0000
0000Image00Image000<	MMCAP9	0538						ΡW	MCAP9<1	5:3>								I	Ι	0000
0 0	BCON9	053A	PHR	PHF	PLR	PLF	FLTLEBE		BEN					BCH	BCL	врнн	BPHL	BPLH	BPLL	0000
	BDLY9	053C									LEB<11	:3>						Ι	Ι	0000
x = untroom value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal. i= 1.26: IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	JXCON9	053E		HRDDIS	Ι			BLA	NKSEL<3:	<0				0	CHOPSE	-<3:0>		CHOPHEN	CHOPLEN	0000
Incomposition Incompos	gend:		inown value	on Reset,	= unimpl	emented,	read as '0'.	Reset valu	ies are sho	wn in hex	adecimal.									
6 6.17 81:13 81:14 81:13 81:1		54																		
0200 Receive Register 0202	R Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7				3it 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0202 0 0 0 0 0 0 0 0 0 0 1 Tansmit Register 0204 0	C1RCV	0200	Ι		I		1		I					R	eceive Re	gister				0000
0204 Baud Rate Generator Register 0206 12CB1	C1TRN	0202	Ι		I		I		Ι	Ι				Tr	ansmit Re	egister				00FF
0206 IZCEN CL IPUN A10M DISJLW SIREN ACKDT ACKDN RCEN	C1BRG	0204	Ι						Ι				Bau	d Rate Ge	nerator R	egister				0000
0 0208 ACKSTAT TRSTAT U- U- U- D-L GCOV D-A P S 0 0204 U-	C1CON	0206	I2CEN			SCLREL	IPMIEN	A10M	DISSLW	SMEN					CKEN	RCEN	NEN	RSEN	SEN	1000
0 0204 X 020C 1	C1STAT	0208	ACKSTAT	TRSTAT	I		I	BCL	GCSTAT	ADD10				A_	Р	S	R_W	RBF	TBF	0000
x = unknown value on Reset,= unimplemented, read as '0'. Reset values are shown in hexadecimal.	C1ADD	020A	I										Adc	Iress Regi	ster					0000
	C1MSK	020C	I		I								Addree	ss Mask R	egister					0000
	jend:	nh *	nown value	on Reset.	- unimple	emented, I	ead as 'o'.	Reset valu	es are sho	wn in hex	adecimal.									

www.DataSheet4Uk988hip Technology Inc.

TABLE 4-27 :		12C2 REGISTER MAP	GISTE	R MAP														
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C2RCV	0210	I	1	I		1			I				Receive Register	Register				0000
I2C2TRN	0212		I	I		1	I	Ι	Ι				Transmit Register	Register				OOFF
I2C2BRG	0214		1	1		1	I	I				Baud Rate	Baud Rate Generator Register	Register				0000
I2C2CON	0216	I 2CEN	1	I2CSIDL 8	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C2STAT	0218	ACKSTAT	TRSTAT	I		I	BCL	GCSTAT	ADD10	INCOL	IZCOV	A_D	٩	s	R_W	RBF	TBF	0000
I2C2ADD	021A		I	I		1	I					Address Register	Register					0000
I2C2MSK	021C		1	1		1	I					Address Mask Register	sk Register					0000
Legend:	x = unkn	own value (on Reset, -	— = unimple	emented, r	ead as '0'.	Reset val	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	wn in hexac	lecimal.								
TABLE 4-28 :	-28:	UART1	REGIS.	UART1 REGISTER MAP	٩													
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	1	NSIDL	IREN	RTSMD		UEN1	UENO	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL<1:0>	<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	TRMT	URXISEL<1:0>	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	Ι		Ι		—		Ι				UART	UART Transmit Register	gister				XXXX
U1RXREG	0226	Ι	I	Ι	Ι	Ι	Ι	Ι				UART	UART Receive Register	gister				0000

Baud Rate Generator Prescaler x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. 0228 Legend: U1BRG

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

0000

TABLE 4-29: UART2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	J2MODE 0230 UARTEN	1	NSIDL	IREN	RTSMD	I	UEN1	UENO	UEN1 UEN0 WAKE LPBACK ABAUD URXINV BRGH	LPBACK	ABAUD	URXINV	BRGH		PDSEL<1:0>	STSEL	0000
U2STA	0232	0232 UTXISEL1 UTXINV UTXISEL0	UTXINV	UTXISELO	Ι	UTXBRK UTXEN UTXBF TRMT	UTXEN	UTXBF	TRMT	<pre></pre>	L<1:0>	ADDEN RIDLE	RIDLE	PERR	FERR	OERR URXDA	URXDA	0110
U2TXREG 0234	0234		-		Ι	Ι	I					UART ⁻	UART Transmit Register	gister				XXXX
U2RXREG 0236	0236		-		Ι	Ι	I					UART	UART Receive Register	gister				0000
UZBRG	0238							Baud	Rate Gene	Baud Rate Generator Prescaler	ler							0000
Legend:	× = un	Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	on Reset, -	– = unimpler	mented, re	ad as '0'. Re	eset values	are shown	in hexade	scimal.								

www.DataSheet4U.com

www.DataSheet4Haganz

TABLE 4-30: SPI1 REGISTER MAP	l-30:	SPI1 R	EGISTE	R MAP														
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	1	SPISIDL	1	I	1	1	I		SPIROV	1	1	1	1	SPITBF	SPIRBF	0000
SPI1CON1	0242		I	Ι	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	СКР	MSTEN		SPRE<2:0>		PPRE<1:0>	1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	I	I		1	I		-					FRMDLY	I	0000
SPI1BUF	0248							SPI1 Trai	nsmit and R	SPI1 Transmit and Receive Buffer Register	r Register							0000
Legend: x = unknown value on Reset, — = unimpl TABLE 4-31: SPI2 REGISTER MAP	x = unki -31.	nown value SPI2 RI	on Reset, - FGISTF	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal 31: SPI2 RFGISTFR MAP	mented, n	ead as '0'. ,	Reset value:	s are showr	in hexade	cimal.								
	SFR									1								AI

₽

SFR Name	SFR Addr		Bit 14	Bit 15 Bit 14 Bit 13 Bit 12	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT 0260	0260	SPIEN		SPISIDL		I			I	I	SPIROV		I			SPITBF SPIRBF	SPIRBF	0000
SPI2CON1 0262	0262	Ι		Ι	DISSCK	DISSDO	DISSDO MODE16 SMP	SMP	CKE	SSEN	CKP MSTEN	MSTEN		SPRE<2:0>		PPRE<1:0>		0000
SPI2CON2 0264 FRMEN SPIFSD FRMPOL	0264	FRMEN	SPIFSD	FRMPOL			I		I	I	I	I	I	I		FRMDLY	I	0000
SPI2BUF	0268							SPI2 Tra	nsmit and Re	SPI2 Transmit and Receive Buffer Register	r Register							0000
Legend:	× = unkn	own value (on Reset, –	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	mented, r∈	sad as '0'. F	Reset values	are showr	in hexaded	simal.								

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

-																																ww	vw.	Da	taS	heet4U.cor
	All Resets	0 0 0 3	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	XXXX	хххх	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	хххх	XXXX									
	Bit 0		PCFG0	PCFG16	PORDY	I																														
	Bit 1	ADCS<2:0>	PCFG1	PCFG17	P1RDY																															
	Bit 2	AC	PCFG2	PCFG18 F	P2RDY		TRGSRC0<4:0>	TRGSRC2<4:0>	TRGSRC4<4:0>	TRGSRC6<4:0>	TRGSRC8<4:0>	TRGSRC10<4:0>	TRGSRC12<4:0>																							
	Bit 3	1	PCFG3 I	PCFG19 F	P3RDY I		TRGSR	TRGSR	TRGSR	TRGSR	TRGSR	TRGSR(TRGSR(
	Bit 4	ASYNCSAMP	PCFG4 F	PCFG20 P	P4RDY F																															
	Bit 5	SEQSAMP /	PCFG5	PCFG21	P5RDY		SWTRG0	SWTRG2	SWTRG4	SWTRG6	SWTRG8	SWTRG10	SWTRG12																							
	Bit 6	ORDER	PCFG6	PCFG22	P6RDY		PEND0	PEND2	PEND4	PEND6	PEND8	PEND10	PEND12																							
	Bit 7	EIE	PCFG7	PCFG23	P7RDY	5:1>	IRQENO	IRQEN2	IRQEN4	IRQEN6	IRQEN8	IRQEN10	IRQEN12	ADC Data Buffer 0	ADC Data Buffer 1	ADC Data Buffer 2	ADC Data Buffer 3	ADC Data Buffer 4	ADC Data Buffer 5	ADC Data Buffer 6	ADC Data Buffer 7	ADC Data Buffer 8	ADC Data Buffer 9	ADC Data Buffer 10	ADC Data Buffer 11	ADC Data Buffer 12	ADC Data Buffer 13	ADC Data Buffer 14	ADC Data Buffer 15	ADC Data Buffer 16	ADC Data Buffer 17	ADC Data Buffer 18	ADC Data Buffer 19	ADC Data Buffer 20	ADC Data Buffer 21	ecimal.
	Bit 8	FORM	PCFG8		P8RDY	ADBASE<15:1>						_	-	ADC Da	ADC Dat	n in hexad																				
	Bit 9	I	PCFG9		P9RDY	A							I																							s are show
	Bit 10	GSWTRG	PCFG10		P10RDY		TRGSRC1<4:0>	TRGSRC3<4:0>	TRGSRC5<4:0>	TRGSRC7<4:0>	TRGSRC9<4:0>	TRGSRC11<4:0>																								. Reset values are shown in hexadecimal.
	Bit 11	-	PCFG11		P11RDY		TRG	TRG	TRG	TRG	TRG	TRGS																								
	Bit 12	SLOWCLK	PCFG12 F	1	P12RDY F								I																							emented, re
	Bit 13	ADSIDL S	PCFG13	1			SWTRG1	SWTRG3	SWTRG5	SWTRG7	SWTRG9	SWTRG11	1																							× = unknown value on Reset, — = unimplemented, read as '0
	Bit 14		PCFG14				PEND1 S	PEND3 S	PEND5 S	PEND7 S	PEND9 S	PEND11 S																								on Reset,
	Bit 15	ADON	PCFG15 P				IRQEN1 F	IRQEN3 F	IRQEN5 F	IRQEN7 F	IRQEN9 F	IRQEN11 P	1																							own value
_	SFR Addr	0300 /	0302 P	0304	0306	0308	030A IF		030E IF	0310 IF	0312 IF	0314 IR	0316	0340	0342	0344	0346	0348	034A	034C	034E	0350	0352	0354	0356	0358	035A	035C	035E	0360	0362	0364	0366	0368	036A	× = unkn
	SFR Name	ADCON	ADPCFG	ADPCFG2	ADSTAT	ADBASE	ADCPC0	ADCPC1 (ADCPC2 (ADCPC3	ADCPC4	ADCPC5	ADCPC6	ADCBUF0	ADCBUF1	ADCBUF2	ADCBUF3	ADCBUF4	ADCBUF5 (ADCBUF6 (ADCBUF7 (ADCBUF8	ADCBUF9	ADCBUF10	ADCBUF11	ADCBUF12	ADCBUF13 (ADCBUF14 (ADCBUF16	ADCBUF17	ADCBUF18	ADCBUF19	ADCBUF20	ADCBUF21	

TABLE 4-32: HIGH-SPEED 10-BIT ADC REG	HIGH-SPEED 10-BIT ADC RI	SPEED 10-BIT ADC RI	10-BIT ADC RI	ADC RI	шĿ	GISTEF	RAP F	OR dsl	PIC33F	=J32GS(610 AND	dsPIC3	ISTER MAP FOR dsPIC33FJ32GS610 AND dsPIC33FJ64GS610 DEVICES ONLY (CONTINUED)	310 DEV	/ICES C	DNLY (C	SONTIN	(DED)
SFR Name SFR Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7	15 Bit 14 Bit 13 Bit 12	Bit 12	Bit 12		Bit 11 Bit 10	Bit 10		Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 3 Bit 2 Bit 1 Bit 0	Bit 1	Bit 0	All Resets
DCBUF22 036C									ADC Da	ADC Data Buffer 22	2							XXXX
ADCBUF23 036E									ADC Da	ADC Data Buffer 23	3							хххх
DCBUF24 0370									ADC Da	ADC Data Buffer 24	4							XXXX
ADCBUF25 0372									ADC Da	ADC Data Buffer 25	5							XXXX
-egend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	wn value on Reset, — = unimplemented, read as ' 0 '. Reset value	e on Reset, — = unimplemented, read as ' 0 '. Reset value	t, — = unimplemented, read as '0'. Reset value	vlemented, read as '0'. Reset value	sad as '0'. Reset value	Reset value		s are show	vn in hexa	idecimal.								

t 12 Bit 11 Bit 10	
NCLK – GSWTRG	SLOWCLK - GSW
-G12 PCFG11 PCFG10	CFG11
RDY —	P12RDY —
TRGSRC1<4:0>	TRGS
TRGSRC3<4:0>	TRGSF
TRGSRC5<4:0>	TRGSF
TRGSRC7<4:0>	TRGSI
-	

www.DotaSheet4Jagon6

SFR Main Bit /s Bit /	TABLE 4-34:	-34:	HIGH	-SPEE	D 10-BI	HIGH-SPEED 10-BIT ADC REG		ER MAP	FOR d	IsPIC33	3FJ32G	3406/60	6 AND d	STER MAP FOR dsPIC33FJ32GS406/606 AND dsPIC33FJ64GS406/606 DEVICES	34GS40	6/606 D	EVICES		
0000 DON — ADSID LOWCK — COST PECON		SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0000Crecial, Grecial, Crecial, Grecial, Crecial, C		0300	ADON		ADSIDL	SLOWCLK	1	GSWTRG	I	FORM	EIE	ORDER	SEQSAMP	ASYNCSAMP	I	1	ADCS<2:0>		0003
0300P120VP120VP120VP180V<		_	PCFG15		PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
0300 INTEG ALLENCE ALL		0306	I			P12RDY		I	I		P7RDY	PGRDY	P5RDY	P4RDY	РЗКDY	P2RDY	P1RDY	PORDY	0000
030 RCBN FNUG TRGSRC14:40> RCBN FNUG RCBNC 400 030 RCBN3 SWTRG3 TRGSRC34:40> RCBNC 50 TRGSRC34:40> TRGSRC34:40> 031 RCBN 5 SWTRG3 TRGSRC34:50> RCBN 5 SWTRG3 TRGSRC34:50> TRGSRC34:50> 031 RCBN 7 SWTRG3 TRGSRC34:50> RCBN 6 SWTRG3 TRGSRC34:50> 031 RCBN 7 SWTRG3 RCBN 7 RCBN 7 RCBN 7 RCBN 7 031 A TGGSRC34:50> RCBN 7 RCBN 7 RCBN 7 RCBN 7 031 A A RCBN 7 RCBN 7 RCBN 7 RCBN 7 RCBN 7 031 A A RCBN 7		0308								ADBASE<	<15:1>								0000
0000FRUNDFINGSRC3410-IRGERC3410-IRGERC3400-0010ROEMENUNDSWITRG3TRGSRC3410-IRGERC3400-0110ROEMENUNDSWITRG3TRGSRC3410-IRGERC3400-0110ROEMENUNDSWITRG3FENUNDSWITRG3TRGSRC3410-0110ROEMENUNDSWITRG3FENUNDSWITRG3TRGSRC3410-0110ROEMENUNDSWITRG3FENUNDSWITRG3TRGSRC3410-0110ROEMSWITRG3FENUNDSWITRG3TRGSRC3410-0110ROEMSWITRG3ROEMFENUNDSWITRG3TRGSRC3410-0110ROEMSWITRG3ROEMFENUNDSWITRG3TRGSRC3410-0110ROEMROEMROEMROEMROEMROEMROEM0110ROEMROEMROEMROEMROEMROEMROEM0111ROEMROEMROEMROEMROEMROEMROEM0111ROEMROEMROEMROEMROEMROEMROEM0111ROEMROEMROEMROEMROEMROEMROEMROEM0111ROEMROEMROEMROEMROEMROEMROEMROEMROEM0111ROEMROEMROEMROEMROEMROEMROEMROEMROEMROEM0111ROEMROEMROEMROEMROEMROEMROEMROEMROEMROEM0111ROEM			IRQEN1	PEND1	SWTRG1		TRC	3SRC1<4:0>		L	IRQEN0	PENDO	SWTRG0		TRG	SRC0<4:0>			0000
0301RCMSSWTRG4IRCSRC64-40>IRCSRC64-400310RCMSSWTRG4SWTRG4SWTRG4TRGSRC440>0310RCMSSWTRG5RCMSRCMSRCMSTRGSRC440>0310IIIRCSRC94IRCSRC94IRCSRC94IRCSRC940310IIIRCSRC94IRCSRC94IRCSRC94IRCSRC940311IIIRCSRC94IRCSRC94IRCSRC940312IIRCSRC94IRCSRC94IRCSRC94IRCSRC940314IIIRCSRC94IRCSRC94IRCSRC940314IIIRCSRC94IRCSRC94IRCSRC940314IIIRCSRC94IRCSRC94IRCSRC940314IIIIIII0315IIIIIIIIII0316IIIIIIIIIII0316IIIIIIIIIII0317IIIIIIIIIIIIIIII0318II			IRQEN3		SWTRG3		TRC	3SRC3<4:0>		L	IRQEN2	PEND2	SWTRG2		TRG(SRC2<4:0>	•		0000
0010 INCR WTRC3 TRGSRC74-40- INCR TRGSRC6-40- 0316 - - - - INCR FENDIG FENDIG </td <td></td> <td></td> <td>IRQEN5</td> <td>PEND5</td> <td>SWTRG5</td> <td></td> <td>TRC</td> <td>3SRC5<4:0></td> <td></td> <td></td> <td>IRQEN4</td> <td>PEND4</td> <td>SWTRG4</td> <td></td> <td>TRG</td> <td>SRC4<4:0></td> <td></td> <td></td> <td>0000</td>			IRQEN5	PEND5	SWTRG5		TRC	3SRC5<4:0>			IRQEN4	PEND4	SWTRG4		TRG	SRC4<4:0>			0000
0010 — — — ICONIZ ENDIZ			IRQEN7	PEND7	SWTRG7		TRC	3SRC7<4:0>		L	IRQEN6	PEND6	SWTRG6		TRG	SRC6<4:0>	•		0000
0340 ADC Data Buffer 0 ADC 0341 ADC Data Buffer 1 ADC Data Buffer 2 0346 ADC Data Buffer 3 ADC Data Buffer 3 0346 ADC Data Buffer 4 ADC Data Buffer 4 0346 ADC Data Buffer 4 ADC Data Buffer 4 0346 ADC Data Buffer 6 ADC Data Buffer 7 0347 ADC Data Buffer 7 ADC Data Buffer 7 0346 ADC Data Buffer 10 ADC Data Buffer 10 0356 ADC Data Buffer 10 ADC Data Buffer 10 0356 ADC Data Buffer 10 ADC Data Buffer 10 0357 ADC Data Buffer 12 ADC Data Buffer 12 0358 ADC Data Buffer 12 ADC Data Buffer 13 0356 ADC Data Buffer 13 ADC Data Buffer 13 0357 ADC Data Buffer 13 ADC Data Buffer 13 0358 ADC Data Buffer 13 ADC Data Buffer 13 0357 ADC Data Buffer 13 ADC Data Buffer 13 0357 ADC Data Buffer 13 ADC Data Buffer 13 0357 ADC Data Buffer 13 ADC Data Buffer 13 0357 ADC Data Buffer 13 ADC Data Buffer 14 037		0316				I		I			IRQEN12	PEND12	SWTRG12		TRGS	SRC12<4:0:	^		0000
0342ADC Data Buffer 10343ADC Data Buffer 20344ADC Data Buffer 30345ADC Data Buffer 40346ADC Data Buffer 50347ADC Data Buffer 60348ADC Data Buffer 60349ADC Data Buffer 70350ADC Data Buffer 70351ADC Data Buffer 70352ADC Data Buffer 70353ADC Data Buffer 70354ADC Data Buffer 100355ADC Data Buffer 100356ADC Data Buffer 100357ADC Data Buffer 100358ADC Data Buffer 100359ADC Data Buffer 100350ADC Data Buffer 100351ADC Data Buffer 130352ADC Data Buffer 130353ADC Data Buffer 130354ADC Data Buffer 130355ADC Data Buffer 130356ADC Data Buffer 130357ADC Data Buffer 130358ADC Data Buffer 130359ADC Data Buffer 130350ADC Data Buffer 130351ADC Data Buffer 130352ADC Data Buffer 130353ADC Data Buffer 130354ADC Data Buffer 130355ADC Data Buffer 130356ADC Data Buffer 130357ADC Data Buffer 130358ADC Data Buffer 130359ADC Data Buffer 140350ADC Data Buffer 150350ADC Data Buffer 150350ADC Data Buffer 150350ADC Data Buffer 15 </td <td></td> <td>0340</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>ADC I</td> <td>Data Buffer</td> <td>0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>XXXX</td>		0340								ADC I	Data Buffer	0							XXXX
0344 ADC Data Buffer 2 0346 ADC Data Buffer 3 0348 ADC Data Buffer 5 0341 ADC Data Buffer 5 0342 ADC Data Buffer 6 0343 ADC Data Buffer 6 0344 ADC Data Buffer 7 0350 ADC Data Buffer 7 0351 ADC Data Buffer 7 0352 ADC Data Buffer 10 0353 ADC Data Buffer 10 0354 ADC Data Buffer 10 0355 ADC Data Buffer 10 0356 ADC Data Buffer 10 0357 ADC Data Buffer 13 0358 ADC Data Buffer 13 0359 ADC Data Buffer 13 0350 ADC Data Buffer 13 0351 ADC Data Buffer 13 0352 ADC Data Buffer 13 0353 ADC Data Buffer 13 0354 ADC Data Buffer 13 0355 ADC Data Buffer 13 0356 ADC Data Buffer 14 0357 ADC Data Buffer 15 0358 ADC Data Buffer 15 0359 ADC Data Buffer 15 0370 ADC Data Buffer 15		0342								ADC I	Data Buffer	+							XXXX
0346 ADC Data Buffer 3 0348 ADC Data Buffer 4 0341 ADC Data Buffer 5 0342 ADC Data Buffer 6 0343 ADC Data Buffer 6 0344 ADC Data Buffer 7 0345 ADC Data Buffer 7 0350 ADC Data Buffer 8 0351 ADC Data Buffer 9 0352 ADC Data Buffer 10 0353 ADC Data Buffer 10 0354 ADC Data Buffer 11 0355 ADC Data Buffer 12 0356 ADC Data Buffer 12 0357 ADC Data Buffer 12 0358 ADC Data Buffer 12 0359 ADC Data Buffer 13 0350 ADC Data Buffer 13 0351 ADC Data Buffer 13 0352 ADC Data Buffer 14 0353 ADC Data Buffer 13 0354 ADC Data Buffer 13 0355 ADC Data Buffer 13 0356 ADC Data Buffer 14 0357 ADC Data Buffer 14 0357 ADC Data Buffer 14 0357 ADC Data Buffer 15 0357 ADC Data Buffer 24		0344								ADC I	Data Buffer	2							XXXX
0348 ADC Data Buffer 4 034A ADC Data Buffer 5 034 ADC Data Buffer 6 034 ADC Data Buffer 7 034 ADC Data Buffer 7 035 ADC Data Buffer 7 035 ADC Data Buffer 1 035 ADC Data Buffer 10 035 ADC Data Buffer 10 035 ADC Data Buffer 10 035 ADC Data Buffer 11 035 ADC Data Buffer 12 035 ADC Data Buffer 12 035 ADC Data Buffer 13 036 ADC Data Buffer 13 037 ADC Data Buffer 13 036 ADC Data Buffer 13 037 ADC Data Buffer 14 037 ADC Data Buffer 15 037<		0346								ADC I	Data Buffer	З							XXXX
034A ADC Data Buffer 5 034C ADC Data Buffer 6 034E ADC Data Buffer 7 034E ADC Data Buffer 7 0350 ADC Data Buffer 10 0351 ADC Data Buffer 10 0352 ADC Data Buffer 10 0354 ADC Data Buffer 10 0355 ADC Data Buffer 11 0356 ADC Data Buffer 12 0357 ADC Data Buffer 13 0358 ADC Data Buffer 13 0359 ADC Data Buffer 13 0350 ADC Data Buffer 13 0351 ADC Data Buffer 13 0352 ADC Data Buffer 13 0351 ADC Data Buffer 14 0352 ADC Data Buffer 14 0351 ADC Data Buffer 15 0352 ADC Data Buffer 15 0352 ADC Data Buffer 15 0353 ADC Data Buffer 24 0354 ADC Data Buffer 24 0355 ADC Data Buffer 24 0370 ADC Data Buffer 25		0348								ADC I	Data Buffer	4							XXXX
034C ADC Data Buffer 6 034E ADC Data Buffer 7 0350 ADC Data Buffer 7 0351 ADC Data Buffer 9 0352 ADC Data Buffer 10 0354 ADC Data Buffer 10 0355 ADC Data Buffer 112 0356 ADC Data Buffer 12 0357 ADC Data Buffer 12 0358 ADC Data Buffer 13 0359 ADC Data Buffer 13 0350 ADC Data Buffer 14 0351 ADC Data Buffer 14 0352 ADC Data Buffer 14 0354 ADC Data Buffer 14 0355 ADC Data Buffer 14 0356 ADC Data Buffer 15 0370 ADC Data Buffer 15 0371 ADC Data Buffer 24 0372 ADC Data Buffer 24		034A								ADC I	Data Buffer	5							хххх
034E ADC Data Buffer 7 0350 ADC Data Buffer 8 0351 ADC Data Buffer 9 0352 ADC Data Buffer 10 0354 ADC Data Buffer 10 0355 ADC Data Buffer 12 0356 ADC Data Buffer 12 0357 ADC Data Buffer 12 0358 ADC Data Buffer 12 0359 ADC Data Buffer 13 0350 ADC Data Buffer 14 0351 ADC Data Buffer 14 0352 ADC Data Buffer 15 0353 ADC Data Buffer 15 0354 ADC Data Buffer 15 0355 ADC Data Buffer 15 0356 ADC Data Buffer 15 0372 ADC Data Buffer 24 0372 ADC Data Buffer 24		034C								ADC I	Data Buffer	6							хххх
0350 ADC Data Buffer 8 0352 ADC Data Buffer 9 0354 ADC Data Buffer 10 0355 ADC Data Buffer 11 0356 ADC Data Buffer 12 0357 ADC Data Buffer 12 0358 ADC Data Buffer 12 0354 ADC Data Buffer 13 0355 ADC Data Buffer 13 0356 ADC Data Buffer 14 0357 ADC Data Buffer 14 0358 ADC Data Buffer 14 0359 ADC Data Buffer 15 0370 ADC Data Buffer 15 0371 ADC Data Buffer 15 0372 ADC Data Buffer 15 0372 ADC Data Buffer 15 0372 ADC Data Buffer 15		034E								ADC I	Data Buffer	7							хххх
0352 DC Data Buffer 9 0354 ADC Data Buffer 10 0356 ADC Data Buffer 11 0358 ADC Data Buffer 12 0354 ADC Data Buffer 12 0355 ADC Data Buffer 13 0356 ADC Data Buffer 13 0357 ADC Data Buffer 14 0358 ADC Data Buffer 14 0356 ADC Data Buffer 14 0357 ADC Data Buffer 15 0371 ADC Data Buffer 15 0372 ADC Data Buffer 15 0372 ADC Data Buffer 15		0350								ADC I	Data Buffer	8							хххх
0354 ADC Data Buffer 10 0356 ADC Data Buffer 11 0357 ADC Data Buffer 12 0358 ADC Data Buffer 12 0354 ADC Data Buffer 13 0355 ADC Data Buffer 13 0356 ADC Data Buffer 14 0357 ADC Data Buffer 14 0358 ADC Data Buffer 14 0370 ADC Data Buffer 15 0371 ADC Data Buffer 24		0352								ADC I	Data Buffer	6							хххх
0356 ADC Data Buffer 11 0358 ADC Data Buffer 12 0354 ADC Data Buffer 13 0355 ADC Data Buffer 13 0356 ADC Data Buffer 14 0357 ADC Data Buffer 15 0358 ADC Data Buffer 15 0370 ADC Data Buffer 24 0371 ADC Data Buffer 24		0354								ADC E	Data Buffer	10							хххх
0358 ADC Data Buffer 12 035A ADC Data Buffer 13 035C ADC Data Buffer 14 035E ADC Data Buffer 15 0372 ADC Data Buffer 24 0372 ADC Data Buffer 24		0356								ADC E	Jata Buffer	11							хххх
035A ADC Data Buffer 13 035C ADC Data Buffer 14 035E ADC Data Buffer 15 0370 ADC Data Buffer 24 0372 ADC Data Buffer 24		0358								ADC E	Data Buffer	12							хххх
035C ADC Data Buffer 14 035E ADC Data Buffer 15 0370 ADC Data Buffer 24 0372 ADC Data Buffer 24		035A								ADC E	Data Buffer	13							хххх
035E ADC Data Buffer 15 0370 ADC Data Buffer 24 0372 ADC Data Buffer 25		035C								ADC E	Data Buffer	14							хххх
0370 ADC Data Buffer 24 0372 ADC Data Buffer 25		035E								ADC E	Jata Buffer	15							XXXX
0372 ADC Data Buffer 25		0370								ADC E	Data Buffer .	24							XXXX
	BUF25	0372								ADC E	Data Buffer .	25							XXXX

www.DataSbeet4Uk988hip Technology Inc.

TABLE 4-36:		ECAN1	ECAN1 REGISTER MAP WHEN	ER MA	P WHE		C1CTRL1.WIN = 0 OR 1	0 0 = 7	R 1									
File Name	Addr	r Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
C1CTRL1	0600			CSIDL	ABAT			REQOP<2:0>	6	РО	OPMODE<2:0>	1	1	CANCAP			NIN	0480
C1CTRL2	0602		I		I	Ι		1	I	Ι	I	Ι			DNCNT<4:0>	<u>م</u>		0000
C1VEC	0604		Ι				FILHIT<4:0>	6		Ι				ICODE<6:0>	6			0000
C1FCTRL	0606	6	DMABS<2:0>	~C	1			Ι	Ι	Ι	Ι	Ι			FSA<4:0>			0000
C1FIFO	0608		I		-	FB	FBP<5:0>	-		Ι	I			FNR	FNRB<5:0>			0000
C1INTF	060A		I	TXBO	TXBP	RXBP	TXWAR	R RXWAR	R EWARN	IVRIF	WAKIF	ERRIF	I	FIFOIF	RBOVIF	RBIF	TBIF	0000
C1INTE	060C		I		1	1			I	IVRIE	WAKIE	ERRIE	1	FIFOIE	RBOVIE	RBIE	TBIE	0000
C1EC	060E				TERRCN	SNT<7:0>							RERRCNT<7:0>	VT<7:0>				0000
C1CFG1	0610		I		I	I	I		I	SJW<1:0>	<1:0>			BRF	BRP<5:0>			0000
C1CFG2	0612		WAKFIL	I	I	Ι		SEG2PH<2:0>	<0:	SEG2PHTS	S SAM		SEG1PH<2:0>	<0>	Ľ	PRSEG<2:0>	^	0000
C1FEN1	0614	4 FLTEN15	5 FLTEN14	FLTEN13	3 FLTEN12	ELTEN11	1 FLTEN10	0 FLTEN9	9 FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	FFF
C1FMSKSEL1	.1 0618		F7MSK<1:0>	F6M	F6MSK<1:0>	F5N	F5MSK<1:0>	F4M	F4MSK<1:0>	F3MSK<1:0>	<<1:0>	F2MS	F2MSK<1:0>	F1MS	F1MSK<1:0>	F0MSK<1:0>	<1:0>	0000
C1FMSKSEL2	2 061A		F15MSK<1:0>	F14M	F14MSK<1:0>	F13N	F13MSK<1:0>	F12N	F12MSK<1:0>	F11MSK<1:0>	K<1:0>	F10M5	F10MSK<1:0>	F9MS	F9MSK<1:0>	F8MSK<1:0>	<1:0>	0000
Legend:	= unir	mplementer	= unimplemented, read as '0'. Reset values are shown in hexadecimal.	. Reset val	ues are sho	wn in hexé	adecimal.											
TABLE 4-37 :		ECAN1	ECAN1 REGISTER MAP WHEN	ER MA	P WHE		C1CTRL1.WIN = 0	0 = 7										
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0600- 061E							See	definition v	See definition when WIN = x								
C1RXFUL1	0620	RXFUL15	RXFUL15 RXFUL14 RXFUL13 RXFUL12	SXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7 R)	RXFUL6 R	RXFUL5 F	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C1RXFUL2	0622	RXFUL31	RXFUL31 RXFUL30 RXFUL29 RXFUL28	XFUL29		RXFUL27	RXFUL26	RXFUL25 RXFUL24		RXFUL23 RXFUL22		RXFUL21 R	RXFUL20 F	RXFUL19	RXFUL19 RXFUL18	RXFUL17	RXFUL16	0000
C1RXOVF1	0628	RXOVF15	RXOVF15 RXOVF14 RXOVF13 RXOVF12 RXOVF11 RXOVF10	XOVF13	RXOVF12	ZXOVF11	RXOVF10	RXOVF9	RXOVF9 RXOVF8 RXOVF7		RXOVF6 RXOVF5		RXOVF4	RXOVF3	RXOVF3 RXOVF2	RXOVF1	RXOVF0	0000
C1RXOVF2	062A	RXOVF31	RXOVF30 F	XOVF29	RXOVF28	3XOVF27	RXOVF26	RXOVF25	RXOVF24	062A RXOVF31 RXOVF30 RXOVF29 RXOVF28 RXOVF27 RXOVF26 RXOVF25 RXOVF24 RXOVF23 RXOVF22 RXOVF21 RXOVF20 RXOVF19 RXOVF18 RXOVF17 RXOVF16	OVF22 R>	(OVF21 R	XOVF20 F	3XOVF19	RXOVF18	RXOVF17	RXOVF16	0000

www.DataSheet4Uk988hip Technology Inc.

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

00000 00000 00000 00000

TX0PRI<1:0> TX2PRI<1:0> TX4PRI<1:0> TX6PRI<1:0>

RTRENO

TXREQ0

TXERR0

TXLARB0 TXLARB2 TXLARB4 TXLARB6

TXABT0

TXEN0 TXEN2 TXEN4 TXEN6

TX1PRI<1:0>

RTREN1

TXREQ1

TXERR1 TXERR3 TXERR5 TXERR7

TXLARB1 TXLARB3 TXLARB5 TXLARB7

TXABT1 TXABT3

TXEN1

0630

C1TR01CON

TXABT5

0634 0636

TXEN3 TXEN5

0632

C1TR23CON C1TR45CON C1TR67CON

TXABT7

TXEN7

0640 0642

C1RXD C1TXD

TX5PRI<1:0> TX7PRI<1:0>

TX3PRI<1:0>

RTREN3 RTREN5 RTREN7

TXREQ3 TXREQ5 **TXREQ7**

TXABT2 TXABT4

TXREQ2 TXREQ4

TXERR2 TXERR4

RTREN2 RTREN4

RTREN6

TXREQ6

TXERR6

TXABT6

Received Data Word Transmit Data Word

— = unimplemented, read as '0'. Reset values are shown in hexadecimal.

x = unknown value on Reset,

Legend:

Feb New Bit I <		ļ																		
Selector FRPCAD FRPCAD <th colsp<="" th=""><th>File Name</th><th>Addr</th><th>Bit 15</th><th></th><th>Bit 13</th><th>Bit 12</th><th></th><th>Bit 10</th><th>Bit 9</th><th>Bit 8</th><th>Bit 7</th><th>Bit 6</th><th>Bit 5</th><th>Bit 4</th><th>Bit 3</th><th>Bit 2</th><th></th><th></th><th>All Resets</th></th>	<th>File Name</th> <th>Addr</th> <th>Bit 15</th> <th></th> <th>Bit 13</th> <th>Bit 12</th> <th></th> <th>Bit 10</th> <th>Bit 9</th> <th>Bit 8</th> <th>Bit 7</th> <th>Bit 6</th> <th>Bit 5</th> <th>Bit 4</th> <th>Bit 3</th> <th>Bit 2</th> <th></th> <th></th> <th>All Resets</th>	File Name	Addr	Bit 15		Bit 13	Bit 12		Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2			All Resets
F38+30x F38+30x F38+30x F68+30x F68+30x <t< th=""><th></th><th>0600- 061E</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>See definiti</th><th>on when M</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></t<>		0600- 061E								See definiti	on when M									
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	C1BUFPNT1	0620		F3BP<3	<0>			F2BP	<3:0>			F1BP	<3:0>			F0BP.	<3:0>		0000	
$ \begin{array}{ c c c c c c } F100 & F1000 & F100 & F1$	C1BUFPNT2			F7BP<3	<0>			F6BP	<3:0>			F5BP	<3:0>			F4BP.	<3:0>		0000	
	C1BUFPNT3			F11BP<3	3:0>			F10BF	<3:0>			F9BP	<3:0>			F8BP.	<3:0>		0000	
SI0-010- SI0-710- EI0-710- EI0-710- S10-010- S10-020- EI0-710- EI0-710- S10-010- S10-020- S10-020- EI0-710- S10-010- S10-020- S10-200- EI0-710- S10-010- S10-020- S10-200- S10-710- E10-710- S10-101- S10-020- S10-200- S10-200- S10-710- E10-710- S10-101- S10-101- S10-200- S10-200- S10-710- E10-710- S10-101- S10-200- S10-200- S10-200- S10-710- E10-710- S10-101- S10-200- S10-200- S10-200- S10-710- E10-710- S10-101- S10-200- S10-200- S10-710- S10-710- S10-710- S10-101- S10-200- S10-200- S10-710- S10-710- S10-710- S10-101- S10-70- S10-70- S10-710- S10-710- S10-710- S10-101- S10-70- S10-70- S10-710- S10-710- S10-710- <tr< th=""><td>C1BUFPNT4</td><td>0626</td><td></td><td>F15BP<3</td><td>3:0></td><td></td><td></td><td>F14BF</td><td><3:0></td><td></td><td></td><td>F13BF</td><td><3:0></td><td></td><td></td><td>F12BP</td><td><3:0></td><td></td><td>0000</td></tr<>	C1BUFPNT4	0626		F15BP<3	3:0>			F14BF	<3:0>			F13BF	<3:0>			F12BP	<3:0>		0000	
EID EID <td>C1RXM0SID</td> <td>0630</td> <td></td> <td></td> <td></td> <td>SID<1</td> <td>0:3></td> <td></td> <td></td> <td></td> <td></td> <td>SID<2:0></td> <td></td> <td>I</td> <td>MIDE</td> <td>Ι</td> <td>EID<17:1</td> <td>-9</td> <td>XXXX</td>	C1RXM0SID	0630				SID<1	0:3>					SID<2:0>		I	MIDE	Ι	EID<17:1	-9	XXXX	
BIC-CIO+ EIO-CIO+ EIO-CIO+ EIO-CIO+ EIO-CIO+ EIO-CIO+ EIO-CIO+ EIO-CIO+ EIO-CIO+ BID-CIO+ EIO-CIO+ EIO-CIO+ EIO-CIO+ EIO-CIO+ EIO-CIO+ BID-CIO+ BID-CIO+ EIO-CIO+ EIO-CIO+ EIO-CIO+ EIO-CIO+ EIO-CIO+ BID-CIO+ BID-CIO+ BID-CIO+ EIO-CIO+ <	C1RXM0EID	0632				EID<1	5:8>							EID<	<0:				XXXX	
Electricity Electricity Electricity Electricity Electricity Slocticy Slocticy Slocticy Slocticy Slocticy Electricity Slocticy Slocticy Slocticy Slocticy Slocticy Slocticy Slocticy Slocticy Slocticy Slocticy	C1RXM1SID	0634				SID<1	0:3>					SID<2:0>		I	MIDE	Ι	EID<17:1	6>	XXXX	
ID-7103 SID-2105 ID MDE ED-7105 ED-7105 ID-7104 ED-7104 ED-7104 ED-7104 ED-7104 ID-7104 ED-7104 ED-7104 ED-7104 ED-7104 ID-7104 ID-7104 ED-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7104 ID-7	C1RXM1EID	0636				EID<1	5:8>							EID<	<0:				XXXX	
Elocition Elocition Elocition Silociton Silociton $= 0$ Kuto Elocition Silociton Silociton $= 0$ Kuto $= 0$ Elocition Silociton Silociton $= 0$ Silociton $= 0$ Elocition Silociton Silociton Silociton $= 0$ Silociton $= 0$ Silociton Silociton Silociton Silociton Silociton $= 0$ Silociton Silocit	C1RXM2SID	0638				SID<1	0:3>					SID<2:0>		I	MIDE	Ι	EID<17:1	6>	XXXX	
SID-210.5 SID-220* I EID<70-	C1RXM2EID	063A				EID<1	5:8>							EID<	<0:				XXXX	
EID EID <td>C1RXF0SID</td> <td>0640</td> <td></td> <td></td> <td></td> <td>SID<1</td> <td>0:3></td> <td></td> <td></td> <td></td> <td></td> <td>SID<2:0></td> <td></td> <td>I</td> <td>EXIDE</td> <td>Ι</td> <td>EID<17:1</td> <td>6></td> <td>XXXX</td>	C1RXF0SID	0640				SID<1	0:3>					SID<2:0>		I	EXIDE	Ι	EID<17:1	6>	XXXX	
BDr410.3 BDR20.0 IED<410.4	C1RXF0EID	0642				EID<1	5:8>							EID<	<0:				XXXX	
Election Electron Electron Electron Electron Electron Siberious Siberious Siberious Electron Electron Electron Electron Siberious Siberious Siberious Siberious Electron Electron Siberious Siberious Siberious Siberious Electron Electron Siberious Siberious Siberious Siberious Electron Electron Electron Siberious Siberious Siberious Siberious Siberious Electron Electron Siberious Siberious Siberious Siberious Siberious Siberious Siberious Siberious	C1RXF1SID	0644				SID<1	0:3>					SID<2:0>		I	EXIDE	Ι	EID<17:1	6>	XXXX	
SID SID SID E<	C1RXF1EID	0646				EID<1	5:8>							EID<	<0:				XXXX	
Elocitist Elocitist Elocitist Slot03 Slot03 Slot04 Slot14 Slot14 Slot03 Slot04 Slot20 Slot1 Slot14 Slot14 Slot03 Slot03 Slot20 Slot1 Slot14 Slot14 Slot03 Slot04 Slot20 Slot1 Slot14 Slot14 Slot13 Slot13 Slot14 Slot14 Slot14 Slot14 Slot14 Slot14 Slot14 Slot14 Slot14 Slot14 Slot14 Slot14 Slot14 Slot14 Slot14 Slot14 Slot14 Slot14	C1RXF2SID	0648				SID<1	0:3>					SID<2:0>		I	EXIDE	Ι	EID<17:1	6>	XXXX	
Bip-(10.3) Bip-(2.0) Eilor (2.1) Eilor (1.1) Eilor (1.1) Eilor (2.1) Eilor (2.1) Eilor (2.1) Eilor (2.1) Eilor (2.1) Bip (10.3) Bip (10.3) Bip (2.0) U Eilor (1.1) Eilor (1.1) Bip (10.3) Bip (10.3) Bip (10.3) Bip (10.3) Eilor (1.1) Eilor (1.1) Bip (10.3) Bip (10.3) Bip (10.3) Bip (10.3) Eilor (1.1) Eilor (1.1) Eilor (1.1) Bip (10.3) Bip (10.3) Bip (10.3) Bip (1.1) Eilor (1.1) Eilor (1.1) Eilor (1.1) Bip (10.3) Bip (10.3) Bip (10.3) Bip (1.1) Eilor (1.1) Eilor (1.1) Eilor (1.1) Bip (10.3) Bip (10.3) Bip (1.1) Bip (1.1) Eilor (1.1)	C1RXF2EID	064A				EID<1	5:8>							EID<	<0:				XXXX	
Elb Elb<	C1RXF3SID	064C				SID<1	0:3>					SID<2:0>			EXIDE	Ι	EID<17:1	6>	XXXX	
BID-610.3 BID-610.5 BID-610.5 BID-610.5 EID-710- EID-710- EID 615.8 EID 710- EID-710- EID-710- EID-710- EID-710- SID 610.3 SID 6202 U EID 710- EID-710- EID-710- SID 610.3 SID 6202 U EID 710- EID-710- EID-710- SID 610.3 SID 6202 U EID 710- EID 710- EID 710- SID 610.3 SID 6202 U EID 710- EID 710- EID 710- SID 610.3 SID 6202 U EID 710- EID 710- EID 710- SID 610.3 SID 6202 U EID 710- EID 710- EID 710- SID 610.3 SID 6202 U SID 710- EID 710- EID 710- SID 610.3 SID 6202 U SID 710- SID 710- EID 710- SID 610.3 SID 710- SID 710- SID 710- SID 710- EID 710- SID 610.3 SID 710- SID 710- SID 710- SID 710- SID 710-	C1RXF3EID	064E				EID<1	5:8>							EID<	<0:				XXXX	
EDC456 EDC470 EDC470 SUC012 SUC012 SUC20 U KU KU SUC012 SUC02 SUC20 U KU KU KU SUC012 SUC02 SUC20 U KU KU KU KU SUC012 SUC02 SUC20 SUC20 V KU	C1RXF4SID	0650				SID<1	0:3>					SID<2:0>			EXIDE	Ι	EID<17:1	6>	XXXX	
SID<10:3	C1RXF4EID	0652				EID<1	5:8>							EID<	<0:				XXXX	
Elocation Elocation Slbc403: Slbc403: \Box <td>C1RXF5SID</td> <td>0654</td> <td></td> <td></td> <td></td> <td>SID<1</td> <td>0:3></td> <td></td> <td></td> <td></td> <td></td> <td>SID<2:0></td> <td></td> <td></td> <td>EXIDE</td> <td>Ι</td> <td>EID<17:1</td> <td>6></td> <td>XXXX</td>	C1RXF5SID	0654				SID<1	0:3>					SID<2:0>			EXIDE	Ι	EID<17:1	6>	XXXX	
Bib Bib Sib Exib E Eibertis Eibertis Eibertis Eibertis Eibertis Bib Bib Eibertis Eibertis Eibertis Eibertis Sib Bib Bib Eibertis Eibertis Eibertis Eibertis Bib Bib Bib Bib Eibe Eibe Eibe Eibe Eibe Bib Bib Bib Bib Bib Eibe	C1RXF5EID	0656				EID<1	5:8>							EID<	<0:				XXXX	
Elb Elb <td>C1RXF6SID</td> <td>0658</td> <td></td> <td></td> <td></td> <td>SID<1</td> <td>0:3></td> <td></td> <td></td> <td></td> <td></td> <td>SID<2:0></td> <td></td> <td>—</td> <td>EXIDE</td> <td>Ι</td> <td>EID<17:1</td> <td>6></td> <td>XXXX</td>	C1RXF6SID	0658				SID<1	0:3>					SID<2:0>		—	EXIDE	Ι	EID<17:1	6>	XXXX	
Birl Birl Birl Exit E Einertisty	C1RXF6EID	065A				EID<1	5:8>							EID<	<0>				XXXX	
Elb Elb Elb Elb ID <t< th=""><td>C1RXF7SID</td><td>065C</td><td></td><td></td><td></td><td>SID<1</td><td>0:3></td><td></td><td></td><td></td><td></td><td>SID<2:0></td><td></td><td> </td><td>EXIDE</td><td>Ι</td><td>EID<17:1</td><td>6></td><td>XXXX</td></t<>	C1RXF7SID	065C				SID<1	0:3>					SID<2:0>			EXIDE	Ι	EID<17:1	6>	XXXX	
SID<10:3 SID<10:3 SID<2:0 T EID<17:16 EID<17:16 EID<15:8 EID<15:8 EID<17:10 EID<17:16 EID<17:16 EID<17:16 EID<10:3 EID<10:3 EID<10:3 EID<17:10 EID<17:16 EID<17:16 EID<17:16 EID<10:3 EID<10:3 EID<10:3 EID<17:10 EID<17:16 EID<17:16 EID<17:16 EID<10:3 EID<10:3 EID<10:3 EID<10:3 EID<17:16 EID<17:16 EID<17:16 EID<10:3 EID<10:3 EID<10:3 EID<17:16 EID<17:16 EID<17:16 EID<17:16 EID<10:3 EID<10:3 EID<10:3 EID<17:16 EID<17:16 EID<17:16 EID<17:16	C1RXF7EID	065E				EID<1	5:8>							EID<	<0>				XXXX	
EID<7:0> EID<7:0> SID<10:3> SID<2:0> - EID<7:0> SID<10:3> SID<2:0> - EID<7:16> - SID<10:3> SID<2:0> - EID<7:0> - SID<10:3> SID<10:3> - SID - EID<7:16>	C1RXF8SID	0990				SID<1	0:3>					SID<2:0>			EXIDE	Ι	EID<17:1	6>	XXXX	
SID<10:3	C1RXF8EID	0662				EID<1	5:8>							EID<	<0:				XXXX	
EID<5:8> EID<7:0> SID<10:3> SID<2:0> - EID<7:0> SID<10:3> SID<2:0> - EID<7:16> - SID<10:3> SID<2:0> - EID<7:16> - SID<10:3> SID<2:0> - EID<7:16> -	C1RXF9SID	0664				SID<1	0:3>					SID<2:0>		—	EXIDE	Ι	EID<17:1	6>	XXXX	
SID<10:3> SID<2:0> EXIDE EID<17:16> EID<15:8> EID<17:16> EID<17:16> EID<17:16>	C1RXF9EID	0666				EID<1	5:8>							EID<	<0>				XXXX	
EID<15:8> EID<7:0> SID<10:3> SID<2:0> EID<7:0>	C1RXF10SID					SID<1	0:3>					SID<2:0>			EXIDE	Ι	EID<17:1	6>	XXXX	
SID<10:3> SID<2:0> EXIDE EID EID EID FID	C1RXF10EID					EID<1	5:8>							EID<	<0>				XXXX	
	C1RXF11SID	066C				SID<1	0:3>					SID<2:0>		—	EXIDE	Ι	EID<17:1	6>	XXXX	

© 2009 Microchip Technology Inc.

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

TABLE 4-38:	38:	ECAN	1 REGIS	STER M	ECAN1 REGISTER MAP WHEN	HEN C1	CTRL1.	= NIN	1 (CON	N C1CTRL1.WIN = 1 (CONTINUED)	_							
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 B	Bit 0 Re	All Resets
C1RXF11EID	066E				EID<	EID<15:8>							EID<7:0>	-05			x	XXXX
C1RXF12SID	0670				SID<	SID<10:3>					SID<2:0>		I	EXIDE	I	EID<17:16>		XXXX
C1RXF12EID	0672				EID<	EID<15:8>							EID<7:0>	<0>			ŶX	XXXX
C1RXF13SID	0674				SID<	SID<10:3>					SID<2:0>		Ι	EXIDE	Ι	EID<17:16>		XXXX
C1RXF13EID	0676				EID<	EID<15:8>							EID<7:0>	<0>			¢x	XXXX
C1RXF14SID	0678				SID<	SID<10:3>					SID<2:0>		Ι	EXIDE	I	EID<17:16>		XXXX
C1RXF14EID	067A				EID<	EID<15:8>							EID<7:0>	<0>			¢Χ	XXXX
C1RXF15SID 067C	067C				SID<	SID<10:3>					SID<2:0>		Ι	EXIDE	Ι	EID<17:16>		XXXX
C1RXF15EID	067E				EID<	EID<15:8>							EID<7:0>	<0>			ζΧ	XXXX
.	-	-	0	-			0		-	-								

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

5-4-3	TABLE 4-39: AN	ALOG C	OMPA	ANALOG COMPARATOR CONT	CONT	ROL RI	EGISTE	ROL REGISTER MAP										
File Name	ADR BI	Bit 15 E	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMPCON1	0540 CM	CMPON		CMPSIDL	1	1	I		DACOE	INSEL<1:0>	<1:0>	EXTREF		CMPSTAT	I	CMPPOL	RANGE	0000
CMPDAC1	0542				1	1	I					CMREF<9:0>	<0:6>=					0000
CMPCON2	0544 CM	CMPON	0	CMPSIDL	1	1	I	I	DACOE	INSEL<1:0>	<1:0>	EXTREF		CMPSTAT	I	CMPPOL	RANGE	0000
CMPDAC2	0546				1	1	I					CMREF<9:0>	<0:6>=					0000
CMPCON3	0548 CM	CMPON	0	CMPSIDL		1	I	I	DACOE	INSEL<1:0>	<1:0>	EXTREF		CMPSTAT	I	CMPPOL	RANGE	0000
CMPDAC3	054A				I	I	I					CMREF<9:0>	<0:6>=					0000
CMPCON4	054C CM	CMPON	0	CMPSIDL	I	I	I	Ι	DACOE	INSEL<1:0>	<1:0>	EXTREF		CMPSTAT	I	CMPPOL	RANGE	0000
CMPDAC4	054E			I	I	I	I					CMREF<9:0>	<0:6>=					0000
TABLE 4-40:		RTA RE	GISTEF	PORTA REGISTER MAP FOR dsPIC33FJ32GS610 AND dsPIC33FJ64GS610 DEVICES	OR ds	PIC33F	:J32GS	610 ANI	D dsPIC	33FJ64	GS610	DEVIC	ËS					
SFR SFR Name Addr	-R Bit 15 Idr	Bit 14	Bit 13	Bit 12	Bit 11	1 Bit 10	10 Bit 9	9 Bit 8	8 Bit 7	7 Bit 6		Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA 020	02C0 TRISA15	5 TRISA14	+	1		TRISA10	A10 TRISA9	643	TRISA7	47 TRISA6		TRISA5 1	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	CGFF
PORTA 02C2	C2 RA15	RA14	Ι	Ι		RA10	10 RA9	- 6	RA7	r RA6		RA5	RA4	RA3	RA2	RA1	RA0	XXXX
02C4	C4 LATA15	LATA14				LATA10	A10 LATA9	A9 —	LATA7	V7 LATA6		LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	0000
02(02C6 ODCA15	5 ODCA14	+			ODCA10	A10 ODCA9	64:				ODCA5 (ODCA4		I	ODCA1	ODCA0	0000

--- = unimplemented, read as '0'. Reset values are shown in hexadecimal. x = unknown value on Reset, Legend:

	All Resets	C600	XXXX	0000	0000
	Bit 0	I	Ι	Ι	
	Bit 1	I		-	-
	Bit 2	I	Ι		
	Bit 3	I	Ι		I
CES	Bit 4	I	-	-	
dsPIC33FJ32GS608 AND dsPIC33FJ64GS608 DEVICES	Bit 5	I	-	—	-
FJ64GS	Bit 6	I	-		Ι
IsPIC33	Bit 7				-
3 AND d	Bit 8	I	Ι	Ι	Ι
2GS608	Bit 10 Bit 9 Bit 8	TRISA9	6A9	LATA10 LATA9	ODCA9
C33FJ3	Bit 10	TRISA10 TRISA9	RA10	LATA10	ODCA10 ODCA9
JR dsPI	Bit 11	I	Ι	Ι	Ι
MAP FO	Bit 15 Bit 14 Bit 13 Bit 12	I		—	-
SISTER	Bit 13	I	Ι	Ι	Ι
TA REC	Bit 14	TRISA14	414 RA14	LATA14	ODCA14
TABLE 4-41: PORTA REGISTER MAP FOR	Bit 15	TRISA 02C0 TRISA15 TRISA14	PORTA 02C2 RA15 RA14	LATA 02C4 LATA15 LATA14	ODCA 02C6 ODCA15 ODCA14
4-41	SFR Addr	02C0	02C2	02C4	02C6
TABLE	SFR SFR Name Addr	TRISA	PORTA	LATA	ODCA

— = unimplemented, read as '0'. Reset values are shown in hexadecimal. I x = unknown value on Reset, Legend: www.DataSheet4U.com

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

www.DataSheet444gom

		[II]	×	0			ts	日	×	0	Г	its	9	×	0		its	0	×	C
	All Resets	FFF	XXXX	0000			All Resets	F01E	XXXX	0000		All Resets	F006	XXXX	0000		All Resets	F000	XXXX	0000
	Bit 0	TRISB0	RB0	LATB0			Bit 0		Ι	Ι		Bit 0	Ι		Ι		Bit 0	Ι		
	Bit 1	TRISB1	RB1	LATB1			Bit 1	TRISC1	RC1	LATC1		Bit 1	TRISC1	RC1	LATC1		Bit 1	Ι	I	I
	Bit 2	TRISB2	RB2	LATB2			Bit 2	TRISC2	RC2	LATC2		Bit 2	TRISC2	RC2	LATC2		Bit 2			
	Bit 3	TRISB3	RB3	LATB3			Bit 3	TRISC3	RC3	LATC3		Bit 3	1			ICES	Bit 3			
	Bit 4	TRISB4	RB4	LATB4		CES	Bit 4	TRISC4	RC4	LATC4	CES	Bit 4				l as '0'. Reset values are shown in hexadecimal. sPIC33FJ32GS406/606 AND dsPIC33FJ64GS406/606 DEVICES	Bit 4			I
	Bit 5	TRISB5	RB5	LATB5		sPIC33FJ32GS610 AND dsPIC33FJ64GS610 DEVICES	Bit 5		I	I	sPIC33FJ32GS608 AND dsPIC33FJ64GS608 DEVICES	Bit 5				GS406/6	Bit 5			I
	Bit 6	TRISB6	RB6	LATB6		J64GS6	Bit 6		I		J64GS6	Bit 6			I	33FJ64	Bit 6			
	Bit 7	TRISB7	RB7	LATB7	ecimal.	PIC33F,	Bit 7		I	Ι	PIC33F,	Bit 7	Ι			ecimal.) dsPIC	Bit 7			I
	Bit 8	TRISB8	RB8	LATB8	m in hexad	AND ds	Bit 8	1	I		AND ds	Bit 8				in in hexad	Bit 8			I
	Bit 9	TRISB9	RB9	LATB9	s are show	S610 /	Bit 9		I		S608 /	Bit 9				s are show 3S406/6	Bit 9			I
	Bit 10	TRISB10	RB10	LATB10	as '0'. Reset values are shown in hexadecimal.	3FJ320	Bit 10	I	Ι		3FJ320	Bit 10				as '0'. Reset values are shown in hexadecimal. sPIC33FJ32GS406/606 AND dsF	Bit 10	Ι	Ι	Ι
	Bit 11	TRISB11	RB11	LATB11		dsPIC3	Bit 11	I	I	Ι	dsPIC3	Bit 11			I	aad as '0'. F dsPIC3	Bit 11	1	Ι	I
AP	Bit 12	TRISB12 1	RB12	LATB12	lemented, re	AP FOR	Bit 12	TRISC12	RC12	LATC12	AP FOR	Bit 12	TRISC12	RC12	LATC12	AP FOR	Bit 12	TRISC12	RC12	LATC12
STER M.	Bit 13	TRISB13 T	RB13	LATB13 1	$_{ m X}$ = unknown value on Reset, — = unimplemented, read	PORTC REGISTER MAP FOR d	Bit 13	TRISC13	RC13	LATC13	PORTC REGISTER MAP FOR d	Bit 13	TRISC13	RC13	LATC13	 x = unknown value on Reset, — = unimplemented, read 45: PORTC REGISTER MAP FOR d: 	Bit 13	TRISC13	RC13	LATC13
PORTB REGISTER MAP	Bit 14	TRISB14 T	RB14	LATB14 1	le on Reset,	C REGI	Bit 14	TRISC14	RC14	LATC14	C REGIS		TRISC14	RC14	LATC14	le on Reset.	Bit 14	TRISC14	RC14	LATC14
PORT	Bit 15	TRISB15 1	RB15	LATB15	known valu	PORT	Bit 15	TRISC15	RC15	LATC15	PORT		TRISC15	RC15	LATC15	PORT	Bit 15	TRISC15	RC15	LATC15
4-42:	SFR Addr	02C8 T	02CA	02CC 1	un = ×	4-43:	SFR Addr	02D0	02D2	02D4	1-44:	SFR Addr	02D0	02D2	02D4	× = ur 1-45:	SFR Addr	02D0	02D2	02D4
TABLE 4-42:	SFR Name	TRISB	PORTB	LATB	Legend:	TABLE 4	SFR Name	TRISC	PORTC	LATC	TABLE 4-44:	SFR Name	TRISC	PORTC	LATC	Legend: ×= TABLE 4-45:	SFR Name	TRISC	PORTC	LATC

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

www.DataSheet4U.com

www.DataSbeet4UA98thip Technology Inc.

	PORTD		REG	ISTER I	PORTD REGISTER MAP FOR dsPIC33FJ32GS608/610 AND dsPIC33FJ64GS608/610 DEVICES		33FJ32(3S608/6	310 ANI		33FJ64	GS608/	610 DEV	ICES	i			AI
Bit 15 Bit 14 Bit 13	Bit 14 Bit 13	Bit 14 Bit 13	Bit 13	B		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD15 TRISD14 TRISD13 1	TRISD14 TRISD13	TRISD14 TRISD13	TRISD13	TRIS		TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	FFF
RD14 RD13	RD14 RD13	RD14 RD13		RD1	2	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	XXXX
LATD13	LATD13	LATD13	LATD13	LATD		LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	0000
	ODCD13	ODCD13	ODCD13	ODCD1		ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	0000
x = unknown value on Reset, — = unimplemented, read	inknown value on Reset, — = unimplement	alue on Reset, — = unimplement	et, — = unimplement	nplement	ed,	read as '0'.	as '0'. Reset values are shown in hexadecimal.	s are show	/n in hexad	decimal.								
TABLE 4-47: PORTD REGISTER MAP FOR dsPIC33FJ32GS406/606 AND dsPIC33FJ64GS406/606 DEVICES	PORTD REGISTER MAP F	TD REGISTER MAP F	ISTER MAP F	MAP F	ö	R dsPIC	33FJ32(3S406/6	SOG ANI	D dsPIC	C33FJ64	GS406/	606 DEV	ICES				
SFR Bit 15 Bit 14 Bit 13 Bit 12	Bit 14 Bit 13	Bit 13		Bit 1:	2	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
02D8 — — — — — —					\square	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISDO	OFFF
02DA				Ι		RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	XXXX
02DC						LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	0000
02DE				I		ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	0000
TABLE 4-48: PORTE REGISTER MAP FOR ds	PORTE REGISTER MAF	TE REGISTER MAF	ISTER MAF	NAF	E E	R dsPIC	PIC33FJ32GS608/610 AND dsPIC33FJ64GS608/610 DEVICES	3S608/6	310 ANI	D dsPIC	:33FJ64	GS608/(610 DEV	ICES				
SFR Bit 15 Bit 14 Bit 13 Bit 12 Addr	Bit 14 Bit 13	Bit 13		Bit 1	7	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
02E0 — — — — — —								TRISE9	TRISE8	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	03FF
02E2 — — — — — —								RE9	RE8	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	XXXX
02E4 — — — — — —				Ι				LATE9	LATE8	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	0000
02E6 — — — — — —						I	I	I		ODCE7	ODCE6	ODCE5	ODCE4	ODCE3	ODCE2	ODCE1	ODCE0	0000
\mathbf{x} = unknown value on Reset, — = unimplemented, read	inknown value on Reset, — = unimplemen	alue on Reset, — = unimplemen	et, — = unimplemen	nplemen	ited,	read as '0'.	as '0'. Reset values are shown in hexadecimal	s are show	'n in hexad	decimal.								
TABLE 4-49: PORTE REGISTER MAP FOR dsPIC33FJ32GS406/606 AND dsPIC33FJ64GS406/606 DEVICES	PORTE REGISTER MAP	TE REGISTER MAP	ISTER MAP	NAP	Б.	R dsPIC	33FJ320	3S406/6	06 ANI	D dsPIC	:33FJ64	GS406/(506 DEV	ICES				
SFR Bit 15 Bit 14 Bit 13 Bit 12	Bit 14 Bit 13	Bit 13		Bit 1:	2	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
02E0				Ι			1	I		TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	OOFF
02E2 — — — — — —				I				Ι		RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	XXXX
02E4 — — — — — — —				I				I		LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	0000
02E6 — — — — — — —				I	-					ODCE7	ODCE6	ODCE5	ODCE4	ODCE3	ODCE2	ODCE1	ODCE0	0000
\mathbf{x} = unknown value on Reset, — = unimplemented, read.	nknown value on Reset, — = unimplemer	alue on Reset, — = unimplemer	et, — = unimplemer	uplemer	nted,	read as '0'.	as '0'. Reset values are shown in hexadecimal.	s are show	in hexad	decimal.								

www.DotaSheet4Jagom

© 2009 Microchip Technology Inc.

Ś	5		_	_	ן		Ņ	r-	м	6	6		Ņ	r-		0			www.[п			<u> </u>
All Resets		XXXX	0000	0000			AII Resets	OlfF	XXXX	0000	0000		All Resets	007F	XXXX	0000	0000		All Resets	F3CF	XXXX	0000	
Bit 0	TRISF0	RF0	LATFO				Bit 0	TRISF0	RF0	LATF0	Ι		Bit 0	TRISF0	RF0	LATF0	I		Bit 0	TRISG0	RG0	LATG0	
Bit 1	TRISF1	RF1	LATF1	ODCF1			Bit 1	TRISF1	RF1	LATF1	ODCF1		Bit 1	TRISF1	RF1	LATF1	ODCF1		Bit 1	TRISG1	RG1	LATG1	ODCG1
Bit 2	TRISF2	RF2	LATF2	ODCF2			Bit 2	TRISF2	RF2	LATF2	ODCF2		Bit 2	TRISF2	RF2	LATF2	ODCF2		Bit 2	TRISG2	RG2	LATG2	I
Bit 3	TRISF3	RF3	LATF3	ODCF3			Bit 3	TRISF3	RF3	LATF3	ODCF3	ICES	Bit 3	TRISF3	RF3	LATF3	ODCF3		Bit 3	TRISG3	RG3	LATG3	I
Bit 4	TRISF4	RF4	LATF4	1		CES	Bit 4	TRISF4	RF4	LATF4	I	06 DEV	Bit 4	TRISF4	RF4	LATF4		ICES	Bit 4	1			1
Bit 5	TRISF5	RF5	LATF5			08 DEVI	Bit 5	TRISF5	RF5	LATF5	I	GS406/6	Bit 5	TRISF5	RF5	LATF5		10 DEV	Bit 5				I
Bit 6	TRISF6	RF6	LATF6	ODCF6		PIC33FJ32GS608 AND dsPIC33FJ64GS608 DEVICES	Bit 6	TRISF6	RF6	LATF6	ODCF6	s '0'. Reset values are shown in hexadecimal. PIC33FJ32GS406/606 AND dsPIC33FJ64GS406/606 DEVICES	Bit 6	TRISF6	RF6	LATF6	ODCF6	s '0'. Reset values are shown in hexadecimal. PIC33FJ32GS610 AND dsPIC33FJ64GS610 DEVICES	Bit 6	TRISG6	RG6	LATG6	ODCG6
Bit 7	TRISF7	RF7	LATF7	ODCF7	decimal.	PIC33F.	Bit 7	TRISF7	RF7	LATF7	ODCF7	b dsPIC	Bit 7	I	Ι			becimal. PIC33F	Bit 7	TRISG7	RG7	LATG7	ODCG7
Bit 8	TRISF8	RF8	LATF8	ODCF8	wn in hexao	AND ds	Bit 8	TRISF8	RF8	LATF8	ODCF8	wn in hexad 606 ANI	Bit 8	1	Ι	Ι		wn in hexad AND ds	Bit 8	TRISG8	RG8	LATG8	ODCG8
Bit 9	I	1	Ι	Ι	es are shov	GS608 .	Bit 9	Ι	Ι	Ι	Ι	es are shov GS406/	Bit 9	Ι	Ι			es are sho GS610	Bit 9	TRISG9	RG9	LATG9	ODCG9
Bit 10	I	I	Ι	I	Reset valu	33FJ32	Bit 10	Ι	I	-	-	.Reset valu 33FJ32	Bit 10	Ι	-	Ι		Reset valu	Bit 10	I	Ι	-	I
Bit 11	I	I	I	T	read as '0'	R dsPIC	Bit 11	I	I	Ι	Ι	read as '0'. R dsPIC	Bit 11	I	Ι	Ι		read as 'o'. R dsPIC	Bit 11	I	Ι	I	I
Bit 12	TRISF12	RF12	LATF12	ODCF12	iplemented,	IAP FOI	Bit 12		I			IAP FOI	Bit 12					nplemented,	Bit 12	TRISG12	RG12	LATG12	ODCG12
Bit 13	TRISF13	RF13	LATF13	ODCF13	et, — = unin	PORTF REGISTER MAP FOR dsF	Bit 13	I	I	Ι	Ι	iown value on Reset, — = unimplemented, read a PORTF REGISTER MAP FOR ds	Bit 13	I	Ι	Ι		iown value on Reset, — = unimplemented, read a	Bit 13	TRISG13	RG13	LATG13	ODCG15 ODCG14 ODCG13 ODCG12
Bit 14	I	I	I	1	lue on Rese	IF REG	Bit 14	I	I	I	I	Iue on Rese TF REG	Bit 14	I	I	Ι		Iue on Rese	Bit 14	TRISG14	RG14	LATG14	ODCG14
Bit 15		I	Ι		x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal		Bit 15		Ι	Ι	Ι	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal, 52: PORTF REGISTER MAP FOR dsPIC33FJ32GS406/606 AND dsF	Bit 15	Ι	Ι	Ι	Ι	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. 53: PORTG REGISTER MAP FOR dsPIC33FJ32GS610 AND dsPIC3	Bit 15	TRISG15	RG15	LATG15	
SFR Addr	02E8	02EA	02EC	02EE) = ×	4-51:	SFR Addr	02E8	02EA	02EC	02EE	×= 4-52:	SFR Addr	02E8	02EA	02EC	02EE	×=. 4-53:	SFR Addr	02F0	02F2	02F4	02F6
SFR Name	TRISF	PORTF	LATF	ODCF	Legend:	TABLE 4-51:	SFR Name	TRISF	PORTF	LATF	ODCF	Legend: x = TABLE 4-52:	SFR Name	TRISF	PORTF	LATF	ODCF	Legend: × = TABLE 4-53	SFR Name	TRISG	PORTG	LATG	ODCG

www.DataSbeet/4U/G988hip Technology Inc.

Legend:

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

	Bit 0	TRISG0	RGO	LATG0
	Bit 1	TRISG1	RG1	LATG1
	Bit 2	TRISG3 TRISG2 TRISG1 TRISG0	RG2	LATG3 LATG2 LATG1 LATG0
	Bit 3	TRISG3	RG3	LATG3
ICES	Bit 4	I	-	I
08 DEV	Bit 5	I		I
J64GS6	Bit 6	TRISG6	RG6	LATG6
PIC33F	Bit 7	TRISG9 TRISG8 TRISG7 TRISG6	RG7	LATG9 LATG8 LATG7 LATG6
AND ds		TRISG8	RG8	LATG8
GS608	Bit 9 Bit 8	TRISG9	RG9	LATG9
:33FJ32	Bit 10	I	Ι	I
P FOR dsPIC33FJ32GS608 AND dsPIC33FJ64GS608 DEVICES	12 Bit 11 Bit 10	I	Ι	I
MAP FO	Bit	I	Ι	I
ISTER	Bit 13	I	-	I
TG REG	Bit 14	I	Ι	I
POR ⁻	Bit 15	I	I	I
4-54:	SFR Addr	02F0	02F2	02F4
TABLE 4-54: PORTG REGISTER MAI	SFR Name	TRISG 02F0	PORTG 02F2	LATG 02F4

AII Resets O3CF XXXX 0000 0000

> **ODCG0** LATG0

ODCG1

T

I I

ODCG6

ODCG7

1

1 1

— = unimplemented, read as '0'. Reset values are shown in hexadecimal. ODCG8 ODCG9 x = unknown value on Reset 02F6 Legend: ODCG

PORTG REGISTER MAP FOR dsPIC33FJ32GS406/606 AND dsPIC33FJ64GS406/606 DEVICES **TABLE 4-55:**

SFR SFR D#42 D#43 D#43 D#44 D#44 D#40 D#6					D ii 11	1	Di+ 10	Dit 10	a :: 0	۲ + ۲ ۵	5 1 1 1	4 1 1	7 # 0	0:+ 3 0:+ 3	c #0	7 1.1 0	0 *: 0	AII
					21 10			סונס					+	6110	2112	-		Resets
	TRISG 02F0	Ι				Ι		TRISG9	TRISG9 TRISG8 TRISG7 TRISG6	TRISG7	TRISG6	I		TRISG3	TRISG2		I	03CC
	PORTG 02F2			Ι	Ι	Ι		RG9	RG8	RG7	RG6	Ι		RG3	RG2		Ι	XXXX
	LATG 02F4			Ι	Ι	Ι		LATG9	LATG9 LATG8 LATG7 LATG6	LATG7	LATG6	1		LATG3 LATG2	LATG2			0000
	ODCG 02F6	I		I	1	I		ODCG9	00000 00000 00000 00000	ODCG7	ODCG6	I	I	I	I	I	I	0000
	n = x	nknown va	lue on Rese	st, — = unin	Legend: x = unknown value on Reset, — = unimplemented,	read as '0'. Reset values are shown in hexadecimal.	. Reset valu	es are show	vn in hexad	ecimal.								

SYSTEM CONTROL REGISTER MAP **TABLE 4-56:**

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 11 Bit 10 Bit 9	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	I	I	I	1	I	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	_{XX XX} ⁽¹⁾
OSCCON	0742	Ι	5	COSC<2:0>		Ι	2	NOSC<2:0>	<0	CLKLOCK	Ι	LOCK	I	CF		I	OSWEN	0300 ⁽²⁾
CLKDIV	0744	ROI		DOZE<2:0>		DOZEN	Ē	FRCDIV<2:0>	<0:	PLLPOST<1:0>	3T<1:0>	1		Ы	PLLPRE<4:0>			0040
PLLFBD	0746	I	Ι		-	Ι		-				Ē	PLLDIV<8:0>					0030
OSCTUN	0748		Ι	Ι	-	Ι			-	Ι	Ι			TUN<5:0>	5:0>			0000
REFOCON	074E	ROON	Ι	ROSSLP	ROSEL		RODIV	RODIV<3:0>		Ι	Ι	Ι	I	Ι		Ι		0000
ACLKCON 0750	0750	ENAPLL	APLLCK	ENAPLL APLLCK SELACLK		Ι	AP:	APSTSCLR<2:0>		ASRCSEL	FRCSEL	Ι	Ι	Ι	Ι	Ι	Ι	2300
Legend: Note 1:	x = unk The RC	cnown value CON register	e on Reset, – r reset value	Legend: x = unknown value on Reset, — = unimplemented, read Note 1: The RCON register reset values are dependent on type	nented, rea tent on typ		Reset val	ues are s	shown in h€	as '0'. Reset values are shown in hexadecimal. of reset.								

The OSCCON register reset values are dependent on the FOSC configuration bits, and on type of reset. ä

www.DataSheet4U.com

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

_ **ts** U x O O

TABLE 4-57:	4-57:		1 REGIS	NVM REGISTER MAP	P													
SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0260	WR	WREN	WRERR		1	I				ERASE	1	1		NVMOP<3:0>	<3:0>		0000 (1)
NVMKEY	0766	1	I	Ι	I	I	I	1	1				NVMKEY<7:0>	<2:0>				0000
Legend: x= u Note 1: Rese TABLE 4-58:	x = 1 Rest 4-58:	et value sh	alue on Res own is for P REGIS	et, — = unin OR only. Val TER MA	 x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset. 58: PMD REGISTER MAP FOR dsPIC33FJ64GS610 DEVICES 	read as '0'. Reset state: tsPIC33	Reset valut s is dependt FJ64GS	est are shown ent on the st 610 DEV	n in hexade late of mem VICES	cimal. ory write or	erase opera	ations at the	time of Re	set.		-		
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	QE11MD	PWMMD	Ι	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD		C1MD	ADCMD	0000
PMD2	0772		Ι	Ι	Ι	IC4MD	IC3MD	IC2MD	IC1MD	Ι	Ι	Ι	Ι	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774		Ι	Ι	Ι	Ι	CMPMD	Ι	Ι	Ι	Ι	QE12MD	Ι	Ι		I2C2MD	Ι	0000
PMD4	0776		Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	REFOMD	-	Ι	Ι	0000
PMD6	077A I	PWM8MD	PWM7MD	PWM6MD	PWM5MD	PWM4MD	PWM3MD	PWM2MD	PWM1MD		Ι	Ι		Ι		1	Ι	0000
PMD7	077C	I	Ι	Ι	Ι	CMP4MD	CMP3MD	CMP2MD	CMP1MD		Ι	Ι	Ι	Ι	Ι	Ι	DWM9MD	0000
Legend: x = 1 TABLE 4-59:	× = 4-59:	PMC	alue on Res	set, — = unii TER MA	 × = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal PMD REGISTER MAP FOR dsPIC33FJ32GS610 DEVICES 	read as '0'. IsPIC33	FJ32GS	es are show	n in hexade VICES	ecimal.								
SFR	SFR	11.45	01444	67 T C				2	1					с <u>т</u>				AI

IABLE	= 4-09		ה אבקוט	IABLE 4-59: PMD REGISTER MAP FOR ASPIC33FJ32G5610 DEVICES	L LOK a	SPIC33	- 15260											
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0270	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD PWMMD	PWMMD	I	I2C1MD U2MD	U2MD	U1MD	SPI2MD SPI1MD	SPI1MD	1	I	ADCMD	0000
PMD2	0772	I	Ι	I	Ι	IC4MD	IC3MD	IC2MD	IC1MD	I	I	I		OC4MD OC3MD OC2MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	I	Ι	I	Ι	I	CMPMD	I	I	I	I	QEI2MD		I	I	I2C2MD	I	0000
PMD4	0776	Ι	Ι	Ι	Ι	I	Ι	Ι	Ι	I	Ι	Ι	I	REFOMD	I	Ι	1	0000
PMD6	077A	PWM8MD	PWM7MD	077A PWM8MD PWM7MD PWM6MD PWM5MD PWM4MD PWM3MD PWM2MD PWM1MD	PWM5MD	PWM4MD	PWM3MD	PWM2MD	PWM1MD	I	Ι	Ι	I	I	I	Ι	1	0000
PMD7	077C	Ι	Ι	I	Ι	CMP4MD	CMP3MD	CMP4MD CMP3MD CMP2MD CMP1MD	CMP1MD	I	Ι	Ι	I	I			DWM9MD	0000
Legend:		= unknown v	alue on Res	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	nplemented,	read as '0'.	Reset value	s are shown	in hexadeci	mal.								

טו הפצפו, --- - מוווווףופווופווופט, ופמט מצ ⊖ . הפצפו צמוטפצ מופ צווטאוו ווו וופגמטפטווומו.

TABLE	Ξ 4-60	: PMC	REGIS	TER MA	P FOR d	IsPIC33	FJ64GS	TABLE 4-60: PMD REGISTER MAP FOR dsPIC33FJ64GS608 DEVICES	ICES									
SFR Name	SFR SFR Vame Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	QE11MD	PWMMD	I	I2C1MD	U2MD	U1MD	SPI2MD SPI1MD	SPI1MD	1	C1MD	ADCMD	0000
PMD2	0772	Ι	Ι	-		IC4MD	IC3MD	IC2MD	IC1MD	I		I	I	OC4MD	OC4MD OC3MD OC2MD	OC2MD	OC1MD	0000
PMD3	0774	Ι	Ι	-		I	CMPMD	I	I	I	I	QEI2MD	I	I	I	I2C2MD	I	0000
PMD4	0776	-	Ι	-		Ι	Ι	Ι	1			Ι		REFOMD			Ι	0000
PMD6	077A	PWM8MD	PWM7MD	PWM6MD	PWM5MD	PWM4MD	PWM3MD	PMD6 077A PWM8MD PWM7MD PWM6MD PWM5MD PWM4MD PWM3MD PWM2MD PWM1MD	PWM1MD	I	I	Ι	Ι	I			Ι	0000
PMD7	077C	-	Ι	Ι	Ι	CMP4MD	CMP3MD	CMP4MD CMP3MD CMP2MD CMP1MD	CMP1MD	I	I	Ι		I			Ι	0000
Legend:		- unknown v	alue on Res	et, — = unin	nplemented,	read as '0'.	Reset value	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	in hexadeci	mal.								

PMD REGISTER MAP FOR dsPIC33FJ32GS608 DEVICES **TABLE 4-61**:

	Bit 3 Bit 2 Bit 1 Bit 0 All Resets	SPI1MD – ADCMD 0000	OC4MD OC3MD OC2MD OC1MD 0000	12C2MD - 0000	REFOMD — — 0000	0000 	-	
	Bit 5 Bit 4	U1MD SPI2MD SPI1MD		QEI2MD				
	Bit 6	I2C1MD U2MD	1	1	Ι	1	1	
L	Bit 8 Bit 7	- I2C1M	IC1MD				AP1MD	hexadecimal.
	Bit 9	PWMMD	IC2MD IC			PMD6 077A PWM8MD PWM7MD PWM6MD PWM5MD PWM4MD PWM3MD PWM2MD PWM1MD	CMP4MD CMP3MD CMP2MD CMP1MD	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.
00100	Bit 10	QE11MD	IC3MD	CMPMD	Ι	PWM3MD	CMP3MD	. Reset value
	Bit 11	T1MD	IC4MD	Ι	Ι	DWM4MD	CMP4MD	d, read as '0'
	Bit 12	T2MD	Ι	Ι	Ι	DWM5ML	Ι	implemente
	Bit 13	T3MD	Ι	Ι		PWM6ML	Ι	eset, — = ur.
	Bit 14	T4MD	Ι	Ι	Ι	DWM7ML	Ι	value on Ré
	. Bit 15	T5MD	Ι	Ι	Ι	PWM8MC	Ι	= unknown
	SFR Addr	0770	0772	0774	0776	077A	077C	
	SFR SFR Name Addr	PMD1	PMD2	PMD3	PMD4 0776	PMD6	PMD7	Legend:

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

PMD REGISTER MAP FOR dsPIC33FJ64GS606 DEVICES **TABLE 4-62:**

									2									ĺ
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0270	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD PWMMD	PWMMD	I	I2C1MD	U2MD	U1MD SPI2MD SPI1MD	SPI2MD	SPI1MD	I	C1MD	ADCMD	0000
PMD2	0772	Ι	Ι	Ι	I	IC4MD	IC3MD	IC2MD	IC1MD		I			OC4MD OC3MD OC2MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	Ι	Ι	Ι	I	Ι	CMPMD	Ι	I		Ι	QEI2MD	Ι	Ι	Ι	I2C2MD	Ι	0000
PMD4 0776	0776	Ι	Ι	Ι	I	I	Ι	Ι	I		I		Ι	REFOMD	I		Ι	0000
PMD6 077A	077A	Ι	Ι	PWM6MD	PWM5MD	PWM4MD	PWM3MD	PWM6MD PWM5MD PWM4MD PWM3MD PWM1MD	PWM1MD		Ι	Ι	Ι	Ι	Ι		Ι	0000
PMD7 077C	077C	Ι	Ι	Ι	Ι	CMP4MD	CMP3MD	CMP4MD CMP3MD CMP2MD CMP1MD	CMP1MD		I	Ι	Ι	I	Ι		Ι	0000
Legend:) = ×	unknown v;	alue on Rest	Legend: x = unknown value on Reset, — = unimplemented, read	plemented, I	read as '0'. I	Reset value:	as '0'. Reset values are shown in hexadecimal.	in hexadecii	mal.								

www.DataSheet4U.com

www.DotaSheet4Jagoos

ABLE	: 4-63:	DMD	REGIS	TER MA	TABLE 4-63: PMD REGISTER MAP FOR dsPI	sPIC33F	-J32GS(IC33FJ32GS606 DEVICES	ICES									
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0270	T5MD	T4MD	T3MD	T2MD	T1MD	QE11MD	DMMMD	1	I2C1MD	U2MD	U1MD	SPI2MD SPI1MD	SPI1MD	1	1	ADCMD	0000
PMD2	0772	Ι	I	Ι	I	IC4MD	IC3MD	IC2MD	IC1MD				I	OC4MD	OC3MD OC2MD		OC1MD	0000
PMD3	0774	I	I	Ι	I	Ι	CMPMD	-	Ι		I	QEI2MD	I	I		I2C2MD	I	0000
PMD4	0776	I	I	Ι	I	I	I	-	Ι				I	REFOMD		I	I	0000
PMD6	077A	Ι	I	PWM6MD	PWM6MD PWM5MD PWM4MD PWM3MD PWM2MD PWM1MD	PWM4MD	PWM3MD	PWM2MD	PWM1MD				I	I		I	I	0000
PMD7	077C	I	I	Ι	I	CMP4MD	CMP3MD	CMP4MD CMP3MD CMP2MD CMP1MD	CMP1MD				I	I		I	I	0000
Legend:		unknown v¿	alue on Rest	et, — = unin	\mathbf{x} = unknown value on Reset, — = unimplemented, read	read as '0'. I	Reset value	as '0'. Reset values are shown in hexadecimal	in hexadecir	nal.								

Bit 0	ADCMD	OC1MD
Bit 1	I	OC2MD
	I	OC3MD
Bit 3 Bit 2	SPI1MD	- OC4MD OC3MD OC2MD OC1MD
Bit 4	U1MD SPI2MD SPI1MD	Ι
Bit 5	U1MD	Ι
Bit 6	I2C1MD U2MD	Ι
Bit 7	I2C1MD	Ι
Bit 8	I	IC1MD
Bit 9	PWMMD	IC4MD IC3MD IC2MD
Bit 10	QE11MD	IC3MD
Bit 11	T1MD	IC4MD
Bit 12	T2MD	I
Bit 13	T3MD	Ι
Bit 14	T4MD	Ι
Bit 15	T5MD	Ι
SFR Addr	0770	0772
SFR Name	PMD1	PMD2

All Resets 0000 0000 0000 0000 0000

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

1 T T

I2C2MD I I

> I I I

REFOMD I

> I T

I I

PWM1MD

PWM2MD

PWM3MD

PWM4MD

PWM5MD

PWM6MD

I

077A

x = unknown value on Reset,

Legend:

— = unimplemented, read as '0'. Reset values are shown in hexadecimal.

I

QEI2MD

I 1 1

I I 1

I 1

I 1

I

I 1

L 1

I 1

I

I I I

0774 0776

PMD3 PMD4 PMD6

PMD REGISTER MAP FOR dsPIC33FJ32GS406 AND dsPIC33FJ64GS406 DEVICES TABLE 4-64:

4.2.7 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It predecrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.


Note:	A PC push during exception processing
	concatenates the SRL register to the MSb
	of the PC prior to the push.


The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned.

Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x1800 in RAM, initialize the SPLIM with the value 0x17FE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





4.3 Instruction Addressing Modes

The addressing modes shown in Table 4-65 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.3.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function > Operand 2

where Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

TABLE 4-65: FUNDAMENTAL ADDRESSING MODES SUPPORTED

4.3.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the addressing
	mode specified in the instruction can differ
	for the source and destination EA.
	However, the 4-bit Wb (Register Offset)
	field is shared by both source and
	destination (but typically only used by
	one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

4.3.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the data pointers through register indirect tables.

The two-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note:	Register	Indirect	with	Register	Offset
	Addressir	ng mode i	s avai	lable only	for W9
	(in X space	ce) and W	/11 (in	Y space).	

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

4.3.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

4.4 Modulo Addressing

Modulo Addressing mode is a method used to provide an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo Addressing can operate on any W register pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can be configured to operate in only one direction as there are certain restrictions on the buffer start address (for incrementing buffers), or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers that have a power-of-two length. As these buffers satisfy the start and end address criteria, they can operate in a bidirectional mode (that is, address boundary checks are performed on both the lower and upper address boundaries).

4.4.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note:	Υ	space	Modulo	Addressing	EA
	cal	culations	assume w	ord-sized data	(LSb
	of e	every EA	is always o	clear).	

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

4.4.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select the registers that will operate with Modulo Addressing:

- If XWM = 15, X RAGU and X WAGU Modulo Addressing is disabled.
- If YWM = 15, Y AGU Modulo Addressing is disabled.

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than '15' and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than '15' and the YMODEN bit is set at MODCON<14>.

FIGURE 4-7: MODULO ADDRESSING OPERATION EXAMPLE

Byte Address		MOV MOV MOV	#0x1100, W0 W0, XMODSRT #0x1163, W0	;set modulo start address
0x1100		MOV MOV	W0, MODEND #0x8001, W0	;set modulo end address
		MOV	W0, MODCON	;enable W1, X AGU for modulo
		MOV	#0x0000, W0	;W0 holds buffer fill value
	♥ \)	MOV	#0x1110, W1	;point W1 to buffer
0x1163		DO	AGAIN, #0x31	;fill the 50 buffer locations
		MOV AGAIN:	W0, [W1++] INC W0, W0	;fill the next location ;increment the fill value
E	Start Addr = 0x1100 End Addr = 0x1163 Length = 0x0032 words			

4.4.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (such as [W7 + W2]) is used, Modulo Address correction is performed but the contents of the register remain unchanged.

4.5 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data re-ordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.5.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled in any of these situations:

- BWM bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Address modifier, or 'pivot point,' which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note:	All bit-reversed EA calculations assume
	word-sized data (LSb of every EA is
	always clear). The XB value is scaled
	accordingly to generate compatible (byte)
	addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It will not function for any other addressing mode or for byte-sized data, and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB), and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note: Modulo Addressing and Bit-Reversed Addressing should not be enabled together. If an application attempts to do so, Bit-Reversed Addressing will assume priority when active for the X WAGU and X WAGU, Modulo Addressing will be disabled. However, Modulo Addressing will continue to function in the X RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.




TABLE 4-66: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

	Normal Address						Bit-Rev	ersed Ac	ldress
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

4.6 Interfacing Program and Data Memory Spaces

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 architecture uses a 24-bit-wide program space and a 16-bit-wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

4.6.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility Register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-67 and Figure 4-9 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, and D<15:0> refers to a data space word.

	Access	Program Space Address					
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>	
Instruction Access	User	0 PC<22:1>			0		
(Code Execution)			0xx xxxx x	XXX XXX	x xxxx xxx0		
TBLRD/TBLWT	User	TBLPAG<7:0>		Data EA<15:0>			
(Byte/Word Read/Write)		0xxx xxxx xxxx xxxx xxxx					
	Configuration	TBLPAG<7:0>			Data EA<15:0>		
		1	XXX XXXX	XXXX XX	***		
Program Space Visibility	User	0 PSVPAG<7		G<7:0> Data EA<14:0> ^{(*}		0>(1)	
(Block Remap/Read)		0	XXXX XXXX	ζ	XXX XXXX XXXX	XXXX	

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.




FIGURE 4-9: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION

2: Table operations are not required to be word-aligned. Table read operations are permitted in the configuration memory space.

4.6.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit-wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
 - In Word mode, this instruction maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

- In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.
- TBLRDH (Table Read High):
 - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom byte', will always be '0'.
 - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address, in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

Similarly, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.




FIGURE 4-10: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

4.6.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 8000h and higher maps directly into a corresponding program memory address (see Figure 4-11), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV. D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction using PSV to access data, to execute in a single cycle.




FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION

5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Programming" (DS70191) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming™ (ICSP™) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows a dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGC1/PGD1, PGC2/PGD2 or PGC3/PGD3),

and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write program memory data, either in blocks or 'rows' of 64 instructions (192 bytes) at a time, or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



5.2 RTSP Operation

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 27-12 shows typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 27-20) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time, and Word Write Cycle Time parameters (see Table 27-12).

EQUATION 5-1: PROGRAMMING TIME

Т	
7.37 <i>MHz</i> × (<i>FRC Accuracy</i>)% × (<i>FRC Tuning</i>)%	

For example, if the device is operating at +125°C, the FRC accuracy will be \pm 5%. If the TUN<5:0> bits (see Register 9-4) are set to `b000000, the Minimum Row Write Time is:

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 + 0.05) \times (1 - 0)} = 1.43 ms$$

and, the Maximum Row Write Time is:

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 - 0.05) \times (1 - 0)} = 1.58 ms$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

5.4 Control Registers

Two SFRs are used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3 "Programming Operations"** for further details.

www.DataSheet4U.com

	5-1: NVMCC	N: FLASH N		CONTROL RE	GISTER				
R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0		
WR	WREN	WRERR			_	_			
bit 15	·			·	•	÷	bit		
	R/W-0 ⁽¹⁾		11.0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾		
U-0	ERASE	U-0	U-0	R/W-007		P<3:0> ⁽²⁾	R/W-0		
 bit 7	ERASE	_	_		INVINO	-<3.0>(7	bit		
							Dit		
Legend:		SO = Settab	le Only bit						
R = Readable	e bit	W = Writable	e bit	U = Unimpler	mented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15	WR: Write Cor	trol hit							
DIL 15			nrogram o	r erase operatio	on The operati	on is self-timed	and the hit i		
		hardware onc							
				lete and inactive	е				
bit 14	WREN: Write E	Enable bit							
	1 = Enable Fla								
	0 = Inhibit Flas		-	ns					
bit 13	WRERR: Write		0						
		per program of ally on any set			pt or terminati	on has occurre	ed (bit is se		
			•	pleted normally	/				
bit 12-7	Unimplement	-							
bit 6	ERASE: Erase								
						t WR command next WR comma			
bit 5-4	Unimplemente		-						
bit 3-0	-			(2)					
	NVMOP<3:0>: NVM Operation Select bits ⁽²⁾ If ERASE = <u>1</u> :								
	1111 = Memory bulk erase operation								
	1101 = Erase general segment								
	0011 = No operation 0010 = Memory page erase operation								
	0001 = No operation								
	0000 = Erase a	a single Config	uration regi	ster byte					
	If ERASE = 0:								
	1111 = No operation								
	1101 = No operation								
	0011 = Memory word program operation 0010 = No operation								
	0001 = Memo r		operation						
	_		£						
	0000 = Progra	m a single Cor	ifiguration re	egister byte					
Note 1: Th	0000 = Progra nese bits can only	-	-	egister byte					

REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

www.DataSheet4U.com

REGISTER 5-2		NVMRET. NON-VOLATILE MEMORT RET REGISTER						
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—		—	_	—	_	—		
bit 15							bit 8	
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	
			NVMK	(EY<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit	:	W = Writable bi	it	U = Unimplei	mented bit, rea	ad as '0'		
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = E			x = Bit is unkı	nown				

REGISTER 5-2: NVMKEY: NON-VOLATILE MEMORY KEY REGISTER

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMKEY<7:0>:** Key Register bits (write-only)

5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

One row of program Flash memory can be programmed at a time. To achieve this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 0x55 to NVMKEY.
 - d) Write 0xAA to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 0x55 to NVMKEY.
 - c) Write 0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operatio	n
MOV #0x4042, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG ADDR), WO	; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

www.DataSheet4U.com

EXAMPLE 5-2: LOADING THE WRITE BUFFERS

	-		
;	Set up NVMCO	N for row programmi:	ng operations
	MOV	#0x4001, W0	;
	MOV	W0, NVMCON	; Initialize NVMCON
;	Set up a poir	nter to the first p	rogram memory location to be written
;	program memo:	ry selected, and wr	ites enabled
	MOV	#0x0000, W0	;
	MOV	W0, TBLPAG	; Initialize PM Page Boundary SFR
		#0x6000, W0	; An example program memory address
;	Perform the	TBLWT instructions	to write the latches
;	Oth program	word	
	MOV	#LOW WORD 0, W2	;
	MOV	#HIGH_BYTE_0, W3	;
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	lst_program_	word	
	MOV	#LOW_WORD_1, W2	;
	MOV	#HIGH_BYTE_1, W3	;
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	2nd_program	_word	
		#LOW_WORD_2, W2	;
	MOV	#HIGH_BYTE_2, W3	;
		W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
	•		
	•		
	•		
;	63rd_program	-	
		#LOW_WORD_31, W2	;
		<pre>#HIGH_BYTE_31, W3</pre>	;
		W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch

EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; Block all interrupts with priority <7 ; for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		; Insert two NOPs after the
NOP		; erase command is asserted

6.0 RESETS

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 8. "Reset"** (DS70192) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: Software RESET Instruction
- WDTO: Watchdog Timer Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.


Note:	Refer to the specific peripheral section or
	Section 3.0 "CPU" of this data sheet for
	register Reset states.

All types of device Reset sets a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR bit (RCON<0>), that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.



R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
TRAPR	IOPUWR	—	—	—	_	_	VREGS		
oit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1		
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR		
bit 7							bit		
Legend:									
R = Readable		W = Writable I	bit	•	nented bit, read	l as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown		
bit 15	TRAPR: Trap	Reset Flag bit							
		onflict Reset ha							
		onflict Reset ha		d					
bit 14	IOPUWR: Ille	gal Opcode or	Uninitialized V	N Access Rese	et Flag bit				
	Address	I opcode detec Pointer caused I opcode or unir	a Reset		ode or uninitial	ized W registe	er used as a		
bit 13-9	•	ted: Read as '			sourreu				
bit 8	-	age Regulator S		a Sleen bit					
	1 = Voltage re	egulator is activ	e during Slee	p					
	-	egulator goes in	-	ode during Sle	ep				
bit 7	EXTR: External Reset Pin (MCLR) bit 1 = A Master Clear (pin) Reset has occurred								
		Clear (pin) Res Clear (pin) Res							
bit 6		ire Reset Flag (
		instruction has	-						
		instruction has							
bit 5		oftware Enable/	Disable of WI	DT bit ⁽²⁾					
	1 = WDT is e								
ait 4	0 = WDT is di		o out Flog hi						
bit 4		hdog Timer Tim e-out has occur	-	L					
		e-out has occur							
bit 3		e-up from Sleep							
		as been in Slee	-						
		as not been in S							
bit 2	IDLE: Wake-up from Idle Flag bit								
	1 = Device wa	as in Idle mode							
		as not in Idle m							
bit 1	BOR: Brown-out Reset Flag bit								
		out Reset has c out Reset has r							
oit 0		on Reset Flag I							
		up Reset has o							

- ıy cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

6.1 System Reset

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices have two types of Reset:

- Cold Reset
- Warm Reset

A cold Reset is the result of a Power-on Reset (POR) or a Brown-out Reset (BOR). On a cold Reset, the FNOSC Configuration bits in the FOSC Configuration register select the device clock source.

A warm Reset is the result of all the other Reset sources, including the RESET instruction. On warm Reset, the device will continue to operate from the current clock source as indicated by the Current Oscillator Selection (COSC<2:0>) bits in the Oscillator Control (OSCCON<14:12>) register.

The device is kept in a Reset state until the system power supplies have stabilized at appropriate levels and the oscillator clock is ready. The sequence in which this occurs is detailed below and is shown in Figure 6-2.

1. **POR Reset:** A POR circuit holds the device in Reset when the power supply is turned on. The POR circuit is active until VDD crosses the VPOR threshold and the delay, TPOR, has elapsed.

- BOR Reset: The on-chip voltage regulator has a BOR circuit that keeps the device in Reset until VDD crosses the VBOR threshold and the delay, TBOR, has elapsed. The delay, TBOR, ensures that the voltage regulator output becomes stable.
- 3. **PWRT Timer:** The programmable power-up timer continues to hold the processor in Reset for a specific period of time (TPWRT) after a BOR. The delay TPWRT ensures that the system power supplies have stabilized at the appropriate level for full-speed operation. After the delay, TPWRT, has elapsed, the SYSRST becomes inactive, which in turn enables the selected oscillator to start generating clock cycles.
- Oscillator Delay: The total delay for the clock to be ready for various clock source selections is given in Table 6-1. Refer to Section 9.0 "Oscillator Configuration" for more information.
- 5. When the oscillator clock is ready, the processor begins execution from location 0x000000. The user application programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.
- 6. The Fail-Safe Clock Monitor (FSCM), if enabled, begins to monitor the system clock when the system clock is ready and the delay, TFSCM, elapsed.

Oscillator Mode	Oscillator Start-up Delay	Oscillator Start-up Timer	PLL Lock Time	Total Delay
FRC, FRCDIV16, FRCDIVN	Toscd ⁽¹⁾			Toscd ⁽¹⁾
FRCPLL	Toscd ⁽¹⁾	—	ТLОСК ⁽³⁾	Toscd + Tlock ^(1,3)
XT	Toscd ⁽¹⁾	Tost ⁽²⁾	—	Toscd + Tost ^(1,2)
HS	Toscd ⁽¹⁾	Tost ⁽²⁾	—	Toscd + Tost ^(1,2)
EC	—	—	—	—
XTPLL	Toscd ⁽¹⁾	Tost ⁽²⁾	ТLOCК ⁽³⁾	Toscd + Tost + Tlock ^(1,2,3)
HSPLL	Toscd ⁽¹⁾	Tost ⁽²⁾	ТLOCК ⁽³⁾	Toscd + Tost + Tlock ^(1,2,3)
ECPLL	_	—	ТLОСК ⁽³⁾	Тьоск ⁽³⁾
LPRC	Toscd ⁽¹⁾	_	_	Toscd ⁽¹⁾


TABLE 6-1:OSCILLATOR DELAY

Note 1: ToscD = Oscillator start-up delay (1.1 μs max for FRC, 70 μs max for LPRC). Crystal oscillator start-up times vary with crystal characteristics, load capacitance, etc.

2: TOST = Oscillator start-up timer delay (1024 oscillator clock period). For example, TOST = 102.4 μs for a 10 MHz crystal and TOST = 32 ms for a 32 kHz crystal.

3: TLOCK = PLL lock time (1.5 ms nominal) if PLL is enabled.





- Note 1: POR Reset: A POR circuit holds the device in Reset when the power supply is turned on. The POR circuit is active until VDD crosses the VPOR threshold and the delay, TPOR, has elapsed.
 - 2: BOR Reset: The on-chip voltage regulator has a BOR circuit that keeps the device in Reset until VDD crosses the VBOR threshold and the delay, TBOR, has elapsed. The delay, TBOR, ensures the voltage regulator output becomes stable.
 - **3: PWRT Timer:** The programmable power-up timer continues to hold the processor in Reset for a specific period of time (TPWRT) after a BOR. The delay, TPWRT, ensures that the system power supplies have stabilized at the appropriate level for full-speed operation. After the delay, TPWRT has elapsed and the SYSRST becomes inactive, which in turn, enables the selected oscillator to start generating clock cycles.
 - 4: Oscillator Delay: The total delay for the clock to be ready for various clock source selections is given in Table 6-1. Refer to Section 9.0 "Oscillator Configuration" for more information.
 - 5: When the oscillator clock is ready, the processor begins execution from location 0x000000. The user application programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.
 - 6: If the Fail-Safe Clock Monitor (FSCM) is enabled, it begins to monitor the system clock when the system clock is ready and the delay, TFSCM, has elapsed.

Note:	When the device exits the Reset condition (begins normal operation), the
	device operating parameters (voltage,
	frequency, temperature, etc.) must be
	within their operating ranges; otherwise,
	the device may not function correctly.
	The user application must ensure that
	the delay between the time power is first
	applied, and the time SYSRST becomes
	inactive, is long enough to get all operat-
	ing parameters within specification.

6.2 Power-on Reset (POR)

A Power-on Reset (POR) circuit ensures the device is reset from power-on. The POR circuit is active until VDD crosses the VPOR threshold and the delay, TPOR, has elapsed. The delay, TPOR, ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to **Section 27.0 "Electrical Characteristics"** for details.

The POR Status (POR) bit in the Reset Control (RCON<0>) register is set to indicate the Power-on Reset.

6.3 Brown-out Reset (BOR) and Power-up Timer (PWRT)

The on-chip regulator has a Brown-out Reset (BOR) circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses the

FIGURE 6-3: BROWN-OUT SITUATIONS


VBOR threshold and the delay, TBOR, has elapsed. The delay, TBOR, ensures the voltage regulator output becomes stable.

The BOR Status (BOR) bit in the Reset Control (RCON<1>) register is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

The power-up timer delay (TPWRT) is programmed by the Power-on Reset Timer Value Select (FPWRT<2:0>) bits in the POR Configuration (FPOR<2:0>) register, which provides eight settings (from 0 ms to 128 ms). Refer to **Section 24.0 "Special Features"** for further details.

Figure 6-3 shows the typical brown-out scenarios. The reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point



6.4 External Reset (EXTR)

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt Trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse width will generate a Reset. Refer to **Section 27.0 "Electrical Characteristics"** for minimum pulse width specifications. The external Reset (MCLR) pin (EXTR) bit in the Reset Control (RCON) register is set to indicate the MCLR Reset.

6.4.0.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate Reset signals to reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to reset the device when the rest of system is reset.

6.4.0.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to reset the device, the external Reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external Reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

6.5 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not re-initialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle and the Reset vector fetch will commence.

The Software Reset (SWR) flag (instruction) in the Reset Control (RCON<6>) register is set to indicate the software Reset.

6.6 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog time-out occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out (WDTO) flag in the Reset Control (RCON<4>) register is set to indicate the Watchdog Reset. Refer to **Section 24.4 "Watchdog Timer (WDT)**" for more information on Watchdog Reset.

6.7 Trap Conflict Reset

If a lower priority hard trap occurs while a higher priority trap is being processed, a hard Trap Conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

The Trap Reset (TRAPR) flag in the Reset Control (RCON<15>) register is set to indicate the Trap Conflict Reset. Refer to **Section 7.0 "Interrupt Controller"** for more information on Trap Conflict Resets.

6.8 Illegal Condition Device Reset

An illegal condition device Reset occurs due to the following sources:

- Illegal Opcode Reset
- Uninitialized W Register Reset
- · Security Reset

The Illegal Opcode or Uninitialized W Access Reset (IOPUWR) flag in the Reset Control (RCON<14>) register is set to indicate the illegal condition device Reset.

6.8.1 ILLEGAL OPCODE RESET

A device Reset is generated if the device attempts to execute an illegal opcode value that is fetched from program memory.

The Illegal Opcode Reset function can prevent the device from executing program memory sections that are used to store constant data. To take advantage of the Illegal Opcode Reset, use only the lower 16 bits of each program memory section to store the data values. The upper 8 bits should be programmed with 3Fh, which is an illegal opcode value.

6.8.2 UNINITIALIZED W REGISTER RESET

Any attempt to use the uninitialized W register as an Address Pointer will Reset the device. The W register array (with the exception of W15) is cleared during all Resets and is considered uninitialized until written to.

6.8.3 SECURITY RESET

If a Program Flow Change (PFC) or Vector Flow Change (VFC) targets a restricted location in a protected segment (boot and secure segment), that operation will cause a Security Reset.

The PFC occurs when the program counter is reloaded as a result of a call, jump, computed jump, return, return from subroutine or other form of branch instruction.

The VFC occurs when the program counter is reloaded with an interrupt or trap vector.

Refer to Section 24.8 "Code Protection and CodeGuard™ Security" for more information on Security Reset.

6.9 Using the RCON Status Bits

The user application can read the Reset Control (RCON) register after any device Reset to determine the cause of the Reset.

Note:	The status bits in the RCON register
	should be cleared after they are read so
	that the next RCON register value after a
	device Reset will be meaningful.

TABLE 6-2: RESET FLAG BIT OPERATION

Flag Bit Cleared by: Set by: TRAPR (RCON<15>) Trap conflict event POR,BOR IOPWR (RCON<14>) Illegal opcode or uninitialized W register POR,BOR access or Security Reset MCLR Reset POR EXTR (RCON<7>) SWR (RCON<6>) RESET instruction POR,BOR WDTO (RCON<4>) WDT time-out PWRSAV instruction, CLRWDT instruction, POR,BOR SLEEP (RCON<3>) PWRSAV #SLEEP instruction POR,BOR IDLE (RCON<2>) PWRSAV #IDLE instruction POR,BOR BOR (RCON<1>) POR, BOR **POR** (RCON<0>) POR

Note: All Reset flag bits can be set or cleared by user software.

Table 6-2 provides a summary of the Reset flag bit operation.

NOTES:

www.DataSheet4U.com

INTERRUPT CONTROLLER

7.0

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 47. "Interrupts (Part V)" (DS70597) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 CPU. It has the following features:

- Up to eight processor exceptions and software traps
- Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors, consisting of eight nonmaskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR). Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

ThedsPIC33FJ32GS406/608/610anddsPIC33FJ64GS406/606/608/610devices implement upto71unique interrupts and five non-maskable traps.These are summarized in Table 7-1.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.


The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

FIGURE 7-1: dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 INTERRUPT VECTOR TABLE



www.DataSheet4U.com

Vector Number	Interrupt Request (IQR)	IVT Address	AIVT Address	Interrupt Source		
Highest Natural Order Priority						
8	0	0x000014	0x000114	INT0 – External Interrupt 0		
9	1	0x000016	0x000116	IC1 – Input Capture 1		
10	2	0x000018	0x000118	OC1 – Output Compare 1		
11	3	0x00001A	0x00011A	T1 – Timer1		
12	4	0x00001C	0x00011C	DMA0 – DMA Channel 0		
13	5	0x00001E	0x00011E	IC2 – Input Capture 2		
14	6	0x000020	0x000120	OC2 – Output Compare 2		
15	7	0x000022	0x000122	T2 – Timer2		
16	8	0x000024	0x000124	T3 – Timer3		
17	9	0x000026	0x000126	SPI1E – SPI1 Fault		
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done		
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver		
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter		
21	13	0x00002E	0x00012E	ADC – ADC Group Convert Done		
22	14	0x000030	0x000130	DMA1 – DMA Channel 1		
23	15	0x000032	0x000132	Reserved		
24	16	0x000034	0x000134	SI2C1 – I2C1 Slave Event		
25	17	0x000036	0x000136	MI2C1 – I2C1 Master Event		
26	18	0x000038	0x000138	CMP1 – Analog Comparator 1 Interrupt		
27	19	0x00003A	0x00013A	CN – Input Change Notification Interrupt		
28	20	0x00003C	0x00013C	INT1 – External Interrupt 1		
29-31	21-23	0x00003E-	0x00013E-	Reserved		
20 01	2120	0x000042	0x000142			
32	24	0x000044	0x000144	DMA2 – DMA Channel 2		
33	25	0x000046	0x000146	OC3 – Output Compare 3		
34	26	0x000048	0x000148	OC4 – Output Compare 4		
35	27	0x00004A	0x00014A	T4 – Timer4		
36	28	0x00004C	0x00014C	T5 – Timer5		
37	29	0x00004E	0x00014E	INT2 – External Interrupt 2		
38	30	0x000050	0x000150	U2RX – UART2 Receiver		
39	31	0x000052	0x000152	U2TX – UART2 Transmitter		
40	32	0x000054	0x000154	SPI2E – SPI2 Error		
41	33	0x000056	0x000156	SPI2 – SPI2 Transfer Done		
42	34	0x000058	0x000158	C1RX – ECAN1 Receive Data Ready		
43	35	0x00005A	0x00015A	C1 – ECAN1 Event		
44	36	0x00005C	0x00015C	DMA3 – DMA Channel 3		
45	37	0x00005E	0x00015E	IC3 – Input Capture 3		
46	38	0x000060	0x000160	IC4 – Input Capture 4		
47-56	39-48	0x000062-	0x000162-	Reserved		
		0x000002-	0x000174			
57	49	0x000076	0x000176	SI2C2 – I2C2 Slave Events		
58	50	0x000078	0x000178	MI2C2 – I2C2 Master Events		
59-60	51-52	0x00007A- 0x00007C	0x00017A- 0x00017C	Reserved		
61	53	0x00007E	0x00017E	INT3 – External Interrupt 3		
62	54	0x000080	0x000180	INT4 – External Interrupt 4		

TABLE 7-1: INTERRUPT VECTORS

Vector Number	Interrupt Request (IQR)	IVT Address	AIVT Address	Interrupt Source
63-64	55-56	0x000082- 0x000084	0x000182- 0x000184	Reserved
65	57	0x000086	0x000186	PWM PSEM Special Event Match
66	58	0x000088	0x000188	QEI1 – Position Counter Compare
67-72	59-64	0x00008A- 0x000094	0x00018A- 0x000194	Reserved
73	65	0x000096	0x000196	U1E – UART1 Error Interrupt
74	66	0x000098	0x000198	U2E – UART2 Error Interrupt
75-77	67-69	0x00009A- 0x00009E	0x00019A- 0x00019E	Reserved
78	70	0x0000A0	0x0001A0	C1TX – ECAN1 Transmit Data Request
79	71	0x0000A2	0x0001A2	Reserved
80	72	0x0000A4	0x0001A4	Reserved
81	73	0x0000A6	0x0001A6	PWM Secondary Special Event Match
82	74	0x0000A8	0x0001A8	Reserved
83	75	0x0000AA	0x0001AA	QEI2 – Position Counter Compare
84-88	76-80	0x0000AC- 0x0000B4	0x0001AC- 0x0001B4	Reserved
89	81	0x0000B6	0x0001B6	ADC Pair 8 Conversion Done
90	82	0x0000B8	0x0001B8	ADC Pair 9 Conversion Done
91	83	0x0000BA	0x0001BA	ADC Pair 10 Conversion Done
92	84	0x0000BC	0x0001BC	ADC Pair 11 Conversion Done
93	85	0x0000BE	0x0001BE	ADC Pair 12 Conversion Done
94-101	86-93	0x0000C0- 0x0000CE	0x0001C0- 0x0001CE	Reserved
102	94	0x0000D0	0x0001D0	PWM1 – PWM1 Interrupt
103	95	0x0000D2	0x0001D2	PWM2 – PWM2 Interrupt
104	96	0x0000D4	0x0001D4	PWM3 – PWM3 Interrupt
105	97	0x0000D6	0x0001D6	PWM4 – PWM4 Interrupt
106	98	0x0000D8	0x0001D8	PWM5 – PWM5 Interrupt
107	99	0x0000DA	0x0001DA	PWM6 – PWM6 Interrupt
108	100	0x0000DC	0x0001DC	PWM7– PWM7 Interrupt
109	101	0x0000DE	0x0001DE	PWM8 – PWM8 Interrupt
110	102	0x0000E0	0x0001E0	PWM9 – PWM9 Interrupt
111	103	0x0000E2	0x00001E2	CMP2 – Analog Comparator 2
112	104	0x0000E4	0x0001E4	CMP3 – Analog Comparator 3
113	105	0x0000E6	0x0001E6	CMP4 – Analog Comparator 4
114-117	106-109	0x0000E8- 0x0000EE	0x0001E8- 0x0001EE	Reserved
118	110	0x0000F0	0x0001F0	ADC Pair 0 Convert Done
119	111	0x0000F2	0x0001F2	ADC Pair 1 Convert Done
120	112	0x0000F4	0x0001F4	ADC Pair 2 Convert Done
121	113	0x0000F6	0x0001F6	ADC Pair 3 Convert Done
122	114	0x0000F8	0x0001F8	ADC Pair 4 Convert Done
123	115	0x0000FA	0x0001FA	ADC Pair 5 Convert Done
124	116	0x0000FC	0x0001FC	ADC Pair 6 Convert Done
125	117	0x0000FE	0x0001FE	ADC Pair 7 Convert Done

TABLE 7-1: INTERRUPT VECTORS (CONTINUED)

7.3 Interrupt Control and Status Registers

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices implement 27 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFSx
- IECx
- IPCx
- INTTREG

7.3.1 INTCON1 AND INTCON2

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

7.3.2 IFSx

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

7.3.3 IECx

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

7.3.4 IPCx

The IPCx registers are used to set the Interrupt Priority Level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

7.3.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt priority Level, which are latched into the Vector Number (VECNUM<6:0>) and Interrupt Level (ILR<3:0>) bit fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

www.DataSheet4U.com

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit is found in IEC0<0> and the INT0IP bits are found in the first position of IPC0 (IPC0<2:0>).

7.3.6 STATUS/CONTROL REGISTERS

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality.

- The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt Priority Level. The user can change the current CPU priority level by writing to the IPL bits.
- The CORCON register contains the IPL3 bit, which together with IPL<2:0>, indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-46 in the following pages.

REGISTER 7	-1: SR: CI	PU STATUS F	REGISTER ⁽¹)		WV	vw.DataSheet4l
R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
bit 15							bit 8
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	С
bit 7							bit 0
Legend:							
C = Clearable	bit	R = Readable	bit	U = Unimpler	mented bit, read	as '0'	
S = Settable b	t	W = Writable bit		-n = Value at POR			
'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 7-5	111 = CPU Ir 110 = CPU Ir 101 = CPU Ir 100 = CPU Ir 011 = CPU Ir	PU Interrupt Prio Interrupt Priority Interrupt Priority Interrupt Priority Interrupt Priority Interrupt Priority Interrupt Priority	Level is 7 (15 Level is 6 (14 Level is 5 (13 Level is 4 (12 Level is 3 (11), user interrup))))	ots disabled		

- 001 = CPU Interrupt Priority Level is 1 (9)
 - 000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 3-1.

2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.

3: The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

REGISTER /-	Z. CURC	UN. CORE C		EGISTER /			
U-0	U-0	U-0	U-0	R/W-0	R-0	R-0	R-0
—	—	—	US	EDT		DL<2:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF
bit 7							bit 0

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

Legend:	C = Clearable bit			
R = Readable bit	W = Writable bit	-n = Value at POR	'1' = Bit is set	
0' = Bit is cleared	'x = Bit is unknown	U = Unimplemented bit,	read as '0'	

IPL3: CPU Interrupt Priority Level Status bit 3⁽²⁾

1 = CPU Interrupt Priority Level is greater than 7

0 = CPU Interrupt Priority Level is 7 or less

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

bit 3

.com

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 OVBTE NSTDIS **OVAERR** OVBERR COVAERR COVBERR OVATE COVTE bit 15 bit 8 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SFTACERR **DIV0ERR** DMACERR MATHERR ADDRERR STKERR OSCFAIL bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 NSTDIS: Interrupt Nesting Disable bit 1 = Interrupt nesting is disabled 0 = Interrupt nesting is enabled bit 14 **OVAERR:** Accumulator A Overflow Trap Flag bit 1 = Trap was caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator A **OVBERR:** Accumulator B Overflow Trap Flag bit bit 13 1 = Trap was caused by overflow of Accumulator B 0 = Trap was not caused by overflow of Accumulator B bit 12 COVAERR: Accumulator A Catastrophic Overflow Trap Flag bit 1 = Trap was caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A bit 11 **COVBERR:** Accumulator B Catastrophic Overflow Trap Flag bit 1 = Trap was caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B bit 10 **OVATE:** Accumulator A Overflow Trap Enable bit 1 = Trap overflow of Accumulator A 0 = Trap disabled bit 9 **OVBTE:** Accumulator B Overflow Trap Enable bit 1 = Trap overflow of Accumulator B 0 = Trap disabled bit 8 COVTE: Catastrophic Overflow Trap Enable bit 1 = Trap on catastrophic overflow of Accumulator A or B enabled 0 = Trap disabled bit 7 SFTACERR: Shift Accumulator Error Status bit 1 = Math error trap was caused by an invalid accumulator shift 0 = Math error trap was not caused by an invalid accumulator shift DIVOERR: Arithmetic Error Status bit bit 6 1 = Math error trap was caused by a divide by zero

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

www.DataSheet4U.com

bit 5

bit 4

0 = Math error trap was not caused by a divide by zero

DMACERR: DMA Controller Error Status bit
 1 = DMA controller error trap has occurred
 0 = DMA controller error trap has not occurred

MATHERR: Arithmetic Error Status bit 1 = Math error trap has occurred 0 = Math error trap has not occurred

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred
	0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

www.DataSheet4U.com

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI	_	_	_	_	_	_
bit 15							bit
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	<u> </u>	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	e bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at		'1' = Bit is se		'0' = Bit is cle		x = Bit is unk	nown
bit 14 bit 13-5 bit 4	1 = Interrupt o	ruction is activ ruction is not ted: Read as rnal Interrupt on negative ed	ve active '0' 4 Edge Detect dge	Polarity Select	: bit		
bit 3	1 = Interrupt o 0 = Interrupt o	rnal Interrupt on negative ec on positive ed	3 Edge Detect Ige ge	Polarity Select			
bit 2	1 = Interrupt of 0 = Interrupt of 0	on negative e	lge	Polarity Select	bit		
bit 1	INT1EP: Exte 1 = Interrupt c 0 = Interrupt c	on negative e	lge	Polarity Select	bit		
bit 0	INTOEP: Exter 1 = Interrupt of 0 = Interrupt of	on negative e	lge	Polarity Select	bit		

REGISTER	7-5: IFS0:	INTERRUPT	FLAG STAT	US REGISTE	R 0		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	DMA1IF	ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF
bit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at		'1' = Bit is se		'0' = Bit is cle		x = Bit is unkr	nown
			<u> </u>				
bit 15	Unimpleme	nted: Read as	' 0 '				
bit 14	DMA1IF: DM	MA Channel 1 E	Data Transfer C	Complete Interre	upt Flag Status	s bit	
		t request has or t request has no					
bit 13	•	Group Convers		Interrupt Flag S	tatus bit		
		t request has o					
	•	t request has no					
bit 12		RT1 Transmitte	-	g Status bit			
	•	t request has oo t request has no					
bit 11		ART1 Receiver		Status bit			
	1 = Interrupt	t request has o	curred				
bit 10	-	t request has no 1 Event Interru		ait			
		t request has or	-	JIL			
		t request has no					
bit 9	SPI1EIF: SF	PI1 Fault Interru	pt Flag Status	bit			
		t request has o					
		t request has no					
bit 8		3 Interrupt Flag					
	•	t request has or t request has no					
bit 7		2 Interrupt Flag					
		t request has or					
bit 6	•	t request has no put Compare Cl		unt Elan Status	hit		
	•	t request has or		upt i lag Status	DIL		
		t request has no					
bit 5	IC2IF: Input	Capture Chann	nel 2 Interrupt I	Flag Status bit			
		t request has oo t request has no					
bit 4	DMA0IF: D	MA Channel 0 E	Data Transfer C	Complete Interre	upt Flag Status	s bit	
	1 = Interrupt	t request has or t request has no	curred		·		
bit 3	-	1 Interrupt Flag					
5.0		t request has or					
		t request has no					

...

www.DataSheet4U.com

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

VV.	A.A	8.8	٥L	лu	1.	U JI	10	149	υ,	9	ΟI.	U.	ι.

- bit 2 OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

bit 1 IC1IF: Input Capture Channel 1 Interrupt Flag Status bit

- 1 = Interrupt request has occurred
- 0 = Interrupt request has not occurred
- bit 0 INTOIF: External Interrupt 0 Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF
it 15	1	•	I			1	bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF
 it 7				CINII	Aom	WIIZCTII	bit 0
egend:							
R = Readable		W = Writable		•	mented bit, read		
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
it 12		RT2 Transmitter	Interrunt Fla	a Status hit			
11 12		request has oc	-	g Olatus bit			
	•	request has not					
it 11		RT2 Receiver Ir		Status bit			
	1 = Interrupt	request has oc	curred				
	•	request has not					
it 13		rnal Interrupt 2	-	it			
		request has occ request has not					
it 12	-	Interrupt Flag \$					
11 12		request has oc					
		request has not					
it 11	T4IF: Timer4	Interrupt Flag	Status bit				
		request has oc request has not					
it 10	OC4IF: Outp	ut Compare Ch	annel 4 Interr	upt Flag Status	s bit		
		request has oco request has not					
it 9	•	ut Compare Ch		unt Flag Status	s hit		
11.5	•	request has oc		upt hag otatus	5 510		
		request has not					
it 8	DMA2IF: DN	A Channel 2 D	ata Transfer (Complete Interr	upt Flag Status	bit	
		request has oc					
	-	request has not					
it 7-5	•	nted: Read as '					
it 4		rnal Interrupt 1	-	it			
		request has occ request has not					
it 3	•	Change Notifica		Flag Status hit			
	-	request has oc	-	They Oldited bit			
		request has not					
it 2		og Comparator		ag Status bit			
		request has occ					
	-	request has not		A 1 1 1			
it 1		C1 Master Even	-	ag Status bit			
	•	request has occ request has not					
it O	•	1 Slave Events		n Status hit			
		request has oc	-	y Status Dit			
	⊥ – menupi	•	toccurred				

www.DataSheet4U.com

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15		•					bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	IC4IF	IC3IF	DMA3IF	C1IF ⁽¹⁾	C1EIF ⁽¹⁾	SPI2IF	SPI2EIF
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	•	nented bit, read	as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-7	•	ted: Read as '					
bit 6	-	Capture Chann	-	lag Status bit			
		equest has oc request has no					
bit 5		Capture Chann		lan Status hit			
bit 5		request has oc		lag Olalus bil			
		equest has no					
bit 4	DMA3IF: DM	A Channel 3 D	ata Transfer C	omplete Interr	upt Flag Status	bit	
		equest has oc					
	•	equest has no		. (1)			
bit 3		Event Interrup	-	bit ⁽¹⁾			
		equest has oc equest has no					
bit 2	•	11 External Eve		ag Status bit ⁽¹)		
Sit 2		request has oc	•	ug olaldo oli			
		equest has no					
bit 1	SPI2IF: SPI2	Event Interrup	t Flag Status b	bit			
		equest has oc					
	-	equest has no					
bit 0		2 Error Interrup	•	bit			
		equest has oc equest has no					

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

Note 1: Interrupts disabled on devices without ECAN™ modules

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0					
_	—	_		_	QEI1IF	PSEMIF	_					
oit 15	•	•					bit 8					
U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0					
—	INT4IF	INT3IF		—	MI2C2IF	SI2C2IF	—					
pit 7							bit 0					
_egend:												
R = Readabl	le bit	W = Writable	bit	•	emented bit, read	d as '0'						
n = Value at	t POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkno	own					
oit 15-11	-	nted: Read as '										
bit 10		1 Event Interrup	-	bit								
		request has oc										
		request has no										
pit 9	PSEMIF: PWM Special Event Match Interrupt Flag Status bit 1 = Interrupt request has occurred											
		request has oc request has no										
oit 8-7	•	nted: Read as '										
pit 6	-			t								
	INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred											
		request has no										
oit 5	INT3IF: Exte	rnal Interrupt 3	Flag Status bi	t								
	1 = Interrupt	request has oc	curred									
	0 = Interrupt	request has no	t occurred									
oit 4-3	Unimpleme	n ted: Read as '	0'									
oit 2	MI2C2IF: 120	C2 Master Even	ts Interrupt Fla	ag Status bit								
	1 = Interrupt	request has oc	curred									
	0 = Interrupt	request has no	t occurred									
pit 1	SI2C2IF: 120	2 Slave Events	Interrupt Flag	g Status bit								
		request has oc										
		request has no										
oit 0	Unimpleme	nted: Read as '	0'									

U-0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	U-0
_	—	—	_	QEI2IF	—	PSESMIF	_
bit 15							bit
U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
_	C1TXIF ⁽¹⁾	_	_		U2EIF	U1EIF	_
bit 7							bit
Legend: R = Readabl	le hit	W = Writable	hit	II = I Inimpler	nented bit, rea	d as 'N'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	wn
bit 10 bit 9	PSESMIF: PV 1 = Interrupt r	ted: Read as ' VM Special Evo equest has occ equest has not	ent Seconda curred	ry Match Interru	pt Flag Status	bit	
bit 8-7	-	ted: Read as '					
bit 6	1 = Interrupt r	N1 Transmit D equest has occ equest has not	curred	Interrupt Flag S	tatus bit ⁽¹⁾		
bit 5-3	Unimplemen	ted: Read as ') '				
oit 2	1 = Interrupt r	2 Error Interrup equest has occ equest has not	curred	s bit			
bit 1	-	1 Error Interru	ot Flag Statu	s bit			
		equest has occ equest has not					

Note 1: Interrupts disabled on devices without ECAN[™] modules.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
PWM2IF	PWM1IF	ADCP12IF	_			_	_			
bit 15							bit 8			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0			
	—	—	ADCP11IF	ADCP10IF	ADCP9IF	ADCP8IF	—			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	wn			
bit 14 bit 13	 0 = Interrupt request has not occurred PWM1IF: PWM1 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred ADCP12IF: ADC Pair 12 Conversion Done Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred 									
bit 12-5	-	nted: Read as '			Otatus hit					
bit 4	 ADCP11IF: ADC Pair 11 Conversion Done Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred ADCP10IF: ADC Pair 10 Conversion Done Interrupt Flag Status bit 1 = Interrupt request has occurred 									
bit 3					,					
bit 3	1 = Interrupt 0 = Interrupt	request has oc request has no	curred t occurred							
bit 3 bit 2	 1 = Interrupt 0 = Interrupt ADCP9IF: AI 1 = Interrupt 	request has oc	curred t occurred ersion Done Ir curred							
	 1 = Interrupt 0 = Interrupt ADCP9IF: AI 1 = Interrupt 0 = Interrupt ADCP8IF: AI 1 = Interrupt 	request has oc request has no DC Pair 9 Conv request has oc	curred t occurred ersion Done Ir curred t occurred ersion Done Ir curred	nterrupt Flag S	tatus bit					

			FLAG STAT							
R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
ADCP1IF	ADCP0IF	—	—	—	—	AC4IF	AC3IF			
bit 15							bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
AC2IF	PWM9IF	PWM8IF	PWM7IF	PWM6IF	PWM5IF	PWM4IF	PWM3IF			
oit 7							bit			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	id as '0'				
-n = Value at I	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkn	iown			
bit 15 bit 14	1 = Interrupt 0 = Interrupt	request has oc request has no	curred t occurred	nterrupt Flag S nterrupt Flag S						
	1 = Interrupt	request has oc request has no	curred							
bit 13-10	Unimplemen	ted: Read as	0'							
bit 9	AC4IF: Analog Comparator 4 Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 8	AC3IF: Analog Comparator 3 Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 7	AC2IF: Analog Comparator 2 Interrupt Flag Status bit									
	•	request has oc request has no								
bit 6	PWM9IF: PWM9 Interrupt Flag Status bit									
		request has oc request has no								
bit 5	PWM8IF: PWM8 Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 4	PWM7IF: PWM7 Interrupt Flag Status bit									
		request has oc request has no								
bit 3	PWM6IF: PWM6 Interrupt Flag Status bit									
	•	request has oc request has no								
bit 2	PWM5IF: PWM5 Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
oit 1	PWM4IF: PW	/M4 Interrupt F	lag Status bit							
		request has oc request has no								
bit 0	PWM3IF: PW	/M3 Interrupt F	lag Status bit							
		request has oc request has no								

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
			_	—			_			
bit 15				·		·	bit 8			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
		ADCP7IF	ADCP6IF	ADCP5IF	ADCP4IF	ADCP3IF	ADCP2IF			
bit 7		//bor/ii					bit (
Legend:										
R = Readab		W = Writable			mented bit, read					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 4	0 = Interrupt ADCP6IF: AI 1 = Interrupt	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred ADCP6IF: ADC Pair 6 Conversion Done Interrupt Flag Status bit 1 = Interrupt request has occurred a Interrupt request has not occurred 								
bit 3	ADCP5IF: AI	 Interrupt request has not occurred ADCP5IF: ADC Pair 5 Conversion Done Interrupt Flag Status bit I = Interrupt request has occurred Interrupt request has not occurred 								
bit 2	1 = Interrupt	ADCP4IF: ADC Pair 4 Conversion Done Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred								
bit 1	1 = Interrupt	DC Pair 3 Conv request has occ request has no	curred	nterrupt Flag S	Status bit					

www.DataSheet4U.com

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	DMA1IE	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE				
bit 15							bit 8				
	DAMO	DAMA	DMU O	DAMA	D 444 0	DAALO					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IE bit 7	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE bit (
							Dit t				
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own				
-:: 4 -		ta da Da a di a a (o.'								
bit 15	-	ted: Read as '									
bit 14		A Channel 1 D		Complete Interi	rupt Enable bit						
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 										
bit 13		•		unt Enchla hit							
DIL 13		ADIE: ADC1 Conversion Complete Interrupt Enable bit									
	1 = Interrupt request enabled 0 = Interrupt request not enabled										
bit 12	U1TXIE: UART1 Transmitter Interrupt Enable bit										
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 11	U1RXIE: UART1 Receiver Interrupt Enable bit										
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 10	SPI1IE: SPI1 Event Interrupt Enable bit										
	1 = Interrupt request enabled										
	0 = Interrupt	request not ena	abled								
bit 9		SPI1EIE: SPI1 Event Interrupt Enable bit									
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 8	T3IE: Timer3 Interrupt Enable bit										
	1 = Interrupt request enabled										
h:+ 7	0 = Interrupt request not enabled										
bit 7		Interrupt Enab									
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 										
bit 6	O – Interrupt request not enabled OC2IE: Output Compare Channel 2 Interrupt Enable bit										
	•	•									
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 										
bit 5	IC2IE: Input Capture Channel 2 Interrupt Enable bit										
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 4	DMA0IE: DM	A Channel 0 D	ata Transfer C	Complete Interr	upt Enable bit						
	1 = Interrupt	request enable	d								
	0 = Interrupt i	request not ena	abled								
bit 3	T1IE: Timer1	Interrupt Enab	le bit								
		request enable									
		request not ena									

REGISTER 7-13: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

REGISTER 7-13: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

bit 2	OC1IE: Output Compare Channel 1 Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit
	 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 0	INTOIE: External Interrupt 0 Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE					
bit 15							bit 8					
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
_	_	_	INT1IE	CNIE	AC1IE	MI2C1IE	SI2C1IE					
bit 7							bit C					
Legend:												
R = Readab	le hit	W = Writable	hit	II = I Inimpler	mented bit, read	1 as '0'						
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown					
bit 12	U2TXIE: UAF	RT2 Transmitte	r Interrupt En	able bit								
		request enable	-									
		request not ena										
bit 11	U2RXIE: UA	RT2 Receiver I	nterrupt Enab	le bit								
		request enable										
L:1 4 0	0 = Interrupt request not enabled											
bit 13	INT2IE: External Interrupt 2 Enable bit											
	•	1 = Interrupt request enabled 0 = Interrupt request not enabled										
bit 12	T5IE: Timer5 Interrupt Enable bit											
	1 = Interrupt request enabled											
	0 = Interrupt request not enabled											
bit 11	T4IE: Timer4 Interrupt Enable bit											
	1 = Interrupt request enabled											
1.1.40	0 = Interrupt request not enabled											
bit 10	OC4IE: Output Compare Channel 4 Interrupt Enable bit											
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 											
bit 9	OC3IE: Output Compare Channel 3 Interrupt Enable bit											
	1 = Interrupt request enabled											
	0 = Interrupt request not enabled											
bit 8	DMA2IE: DMA Channel 2 Data Transfer Complete Interrupt Enable bit											
	1 = Interrupt request enabled											
L:1 7 F		request not ena										
bit 7-5	Unimplemented: Read as '0'											
bit 4		INT1IE: External Interrupt 1 Enable bit										
	1 = Interrupt request enabled 0 = Interrupt request not enabled											
bit 3	CNIE: Input Change Notification Interrupt Enable bit											
		1 = Interrupt request enabled										
	0 = Interrupt request not enabled											
bit 2	AC1IE: Analo	og Comparator	1 Interrupt Er	nable bit								
	•	request enable										
L:1 4	•	request not ena		aabla bit								
bit 1		3 Master Ever request enable	-									
		request enable										
bit 0		1 Slave Events		able bit								
		request enable	-									
	0 = Interrupt	•										

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	_		_	_	—	—				
bit 15	·			÷	•		bit			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	IC4IE	IC3IE	DMA3IE	C1IE ⁽¹⁾	C1RXIE ⁽¹⁾	SPI2IE	SPI2EIE			
bit 7							bit			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
-n = Value a	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unknown				
bit 5 bit 4 bit 3	IC4IE: Input Capture Channel 4 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled IC3IE: Input Capture Channel 3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled									
bit 2	 C1IE: ECAN1 Event Interrupt Enable bit⁽¹⁾ 1 = Interrupt request enabled 0 = Interrupt request not enabled C1RXIE: ECAN1 Receive Data Ready Interrupt Enable bit⁽¹⁾ 1 = Interrupt request enabled 0 = Interrupt request not enabled 									
bit 1	SPI2IE: SPI2 1 = Interrupt r	 SPI2IE: SPI2 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 								
bit 0	 0 = Interrupt request not enabled SPI2EIE: SPI2 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 									

REGISTER 7-15: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

www.DataSheet4U.com

Note 1: Interrupts disabled on devices without $\mathsf{ECAN}^{\texttt{TM}}$ modules

	7-16: IEC3:			ONTROL RE				
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	
	—				QEI1IE	PSEMIE		
bit 15							bit 8	
U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	
_	INT4IE	INT3EI			MI2C2IE	SI2C2IE	_	
bit 7							bit (
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'		
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own	
bit 15-11	Unimplemen	ted: Read as ')'					
bit 10	QEI1IE: QEI1 Event Interrupt Enable bit							
	1 = Interrupt request enabled							
	0 = Interrupt request not enabled							
bit 9		M Special Ever		rupt Enable bit				
		request enabled						
bit 8-7	-	request not ena i ted: Read as '(
bit 6	•	rnal Interrupt 4						
		request enable						
		request enabled						
bit 6		rnal Interrupt 3						
		request enabled						
		request not ena						
bit 4-3	Unimplemen	ted: Read as ')'					
bit 2	MI2C2IE: 12C	2 Master Even	ts Interrupt E	nable bit				
	1 = Interrupt i	request enabled	b					
	•	request not ena						
bit 1		2 Slave Events	•	able bit				
		request enable						
bit 0	0 = Interrupt I	request not ena						

U-0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	U-0
—	_	—	_	QEI2IE		PSESMIE	—
bit 15							bit 8
U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
	C1TXIE ⁽¹⁾		—	—	U2EIE	U1EIE	—
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	wn
oit 10 oit 9	PSESMIE: P\ 1 = Interrupt r	ted: Read as ' WM Special Ev request enable request not ena	ent Seconda d	ry Match Error	Interrupt Enabl	e bit	
bit 8-7	Unimplemen	ted: Read as '	0'				
bit 6	C1TXIE: ECA	N1 Transmit D	ata Request	Interrupt Enabl	e bit ⁽¹⁾		
		equest occurre equest not occ					
bit 5-3	Unimplemen	ted: Read as '	0'				
bit 2	U2EIE: UART	2 Error Interru	pt Enable bit				
		equest enable					
	0 = Interrupt request not enabled						
bit 1							
bit 1	1 = Interrupt r		•				
bit 1	1 = Interrupt r	equest enable equest not enable	d				

Note 1: Interrupts disabled on devices without ECAN[™] modules.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
PWM2IE	PWM1IE	ADCP12IE		—	_	—	_
bit 15	•						b
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
_	—		ADCP11IE	ADCP10IE	ADCP9IE	ADCP8IE	_
bit 7							b
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	wn
bit 14 bit 13 bit 12-5	0 = Interrupt (PWM1IE: PW 1 = Interrupt (0 = Interrupt (ADCP12IE: A 1 = Interrupt (0 = Interrupt (Unimplemen	request is enab request is not e i ted: Read as '	enabled inable bit oled enabled onversion Don oled enabled 0'	e Interrupt Ena			
bit 4	1 = Interrupt 0 = Interrupt	request is enab request is not e	enabled	e Interrupt Enal			
bit 3	1 = Interrupt	ADC Pair 10 Cc request is enab request is not e	led	e Interrupt Ena	ble bit		
bit 2	1 = Interrupt	DC Pair 9 Conv request is enab request is not e	led	nterrupt Enable	e bit		
bit 1	ADCP8IE: AI	-	version Done li bled	nterrupt Enable	e bit		

www.DataSheet4U.com

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
ADCP1IE	ADCP0IE	_		_		AC4IE	AC3IE
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AC2IE	PWM9IE	PWM8IE	PWM7IE	PWM6IE	PWM5IE	PWM4IE	PWM3IE
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		ʻ0' = Bit is cle		x = Bit is unkn	own
bit 15	ADCP1IF: AI	DC Pair 1 Conv	ersion Done I	nterrupt Enable	e bit		
		request is enab					
		request is not e					
bit 14		DC Pair 0 Conv		nterrupt Enable	e bit		
		request is enab request is not e					
bit 13-10	•	ted: Read as '					
bit 9	AC4IE: Analo	og Comparator	4 Interrupt En	able bit			
		request is enab request is not e					
bit 8	AC3IE: Analo	og Comparator	3 Interrupt En	able bit			
		request is enab request is not e					
bit 7	AC2IE: Analo	og Comparator	2 Interrupt En	able bit			
		request is enab request is not e					
bit 6	PWM9IE: PW	/M9 Interrupt E	nable bit				
		request is enab request is not e					
bit 5	PWM8IE: PW	/M8 Interrupt E	nable bit				
		request is enab request is not e					
bit 4	•	/M7 Interrupt E					
	1 = Interrupt	request is enab request is not e	led				
bit 3		/M6 Interrupt E					
		request is enab					
	•	request is not e					
bit 2		/M5 Interrupt E					
		request is enab request is not e					
bit 1	-	/M4 Interrupt E					
	1 = Interrupt	request is enab request is not e	led				
bit 0	-	/M3 Interrupt E					
		request is enab					
		roquest is not a	n a b l a d				

0 = Interrupt request is not enabled

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	_		—			_		
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	ADCP7IE	ADCP6IE	ADCP5IE	ADCP4IE	ADCP3IE	ADCP2IE	
bit 7						-	bit (
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'		
-n = Value a	n = Value at POR '1' = Bit is set				ared	x = Bit is unknown		
bit 4	ADCP6IE: AI	request is not e DC Pair 6 Conv request is enab request is not e	ersion Done I	nterrupt Enable	e bit			
bit	1 = Interrupt	DC Pair 5 Conv request is enab request is not e	led	nterrupt Enable	e bit			
bit	ADCP4IE: ADC Pair 4 Conversion Done Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled							
bit	ADCP3IE: ADC Pair 3 Conversion Done Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled							
bit	 0 = Interrupt request is not enabled ADCP2IE: ADC Pair 2 Conversion Done Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 							

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		T1IP<2:0>				OC1IP<2:0>	
oit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC1IP<2:0>				INT0IP<2:0>	
bit 7				·			bit 0
Legend:							
R = Readabl	le bit	W = Writable b	bit	U = Unimple	mented bit, re	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		ʻ0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as '0)'				
bit 14-12	T1IP<2:0>: ⁻	Timer1 Interrupt	Priority bits				
	111 = Interru	upt is priority 7 (h	nighest priori	ity interrupt)			
	•						
	•						
		upt is priority 1					
L:1 4 4		upt source is disa					
bit 11	-	nted: Read as '0		1 Intervent Drie	uitu a laita		
bit 10-8		 Output Compa upt is priority 7 (h 		-	nty bits		
	•		lightest phon	ity interrupt)			
	•						
	•	upt is priority 1					
		upt source is disa	abled				
bit 7		nted: Read as '0					
bit 6-4	IC1IP<2:0>:	Input Capture C	hannel 1 Int	errupt Priority b	oits		
	111 = Interr	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
bit 3	Unimpleme	nted: Read as 'd)'				
bit 2-0	-	: External Interr		/ bits			
		upt is priority 7 (h	• •				
	•						
	•						
	•						
		upt is priority 1 upt source is disa					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		T2IP<2:0>		—		OC2IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		IC2IP<2:0>		—		DMA0IP<2:0>	
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimple	emented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkn	own
bit 15	Unimpleme	ented: Read as '0)'				
bit 14-12		Timer2 Interrupt	•				
	111 = Interr	rupt is priority 7 (h	nighest priorit	y interrupt)			
	•						
	•						
		rupt is priority 1					
		upt source is disa					
bit 11	-	ented: Read as '0					
bit 10-8		>: Output Compa		-	rity bits		
	•	rupt is priority 7 (h	lignest phone	y interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	ahled				
bit 7		ented: Read as '0					
bit 6-4	-	: Input Capture C		errupt Priority	hits		
		upt is priority 7 (h					
	•			,			
	•						
	• 001 = Interr	upt is priority 1					
		upt source is disa	abled				
bit 3-0	DMA0IP<2:	0>: DMA Channe	el 0 Data Trar	nsfer Complet	e Interrupt Pric	prity bits	
	111 = Interr	rupt is priority 7 (h	nighest priorit	y interrupt)			
	•						
	•						
	•						
	• 001 = Interr	upt is priority 1					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—		U1RXIP<2:0>				SPI1IP<2:0>				
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
		SPI1EIP<2:0>		_		T3IP<2:0>				
bit 7							bit 0			
Legend:										
R = Readabl	le bit	W = Writable b	oit	U = Unimple	mented bit, rea	ad as '0'				
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own			
bit 15	Unimpleme	nted: Read as '0)'							
bit 14-12	U1RXIP<2:0	0>: UART1 Rece	iver Interrup	t Priority bits						
	111 = Interr	upt is priority 7 (h	nighest priori	ity interrupt)						
	•									
	•									
		upt is priority 1								
		upt source is disa								
bit 11	-	Unimplemented: Read as '0'								
bit 10-8		>: SPI1 Event Int	-	-						
	111 = Interr	upt is priority 7 (h	nighest priori	ity interrupt)						
	•									
	•									
		upt is priority 1 upt source is disa	ahlad							
bit 7		ented: Read as '0								
bit 6-4	•	0>: SPI1 Error In		ity hits						
		upt is priority 7 (h	-	-						
	•		5	-,, -,						
	•									
	• 001 = Interr	upt is priority 1								
		upt source is disa	abled							
bit 3	Unimpleme	nted: Read as '0)'							
bit 2-0	T3IP<2:0>:	Timer3 Interrupt	Priority bits							
	111 = Interr	upt is priority 7 (h	nighest priori	ity interrupt)						
	•									
	•									
		untin main aite d								
		upt is priority 1 upt source is disa								

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
_	_	_	_	_		DMA1IP<2:0>					
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		ADIP<2:0>				U1TXIP<2:0>					
bit 7							bit (
Legend:											
R = Readab		W = Writable		•	mented bit, rea	d as '0'					
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15-11	-	nted: Read as									
bit 10-8	DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits										
	111 = Interru	pt is priority 7	(highest priori	ty interrupt)							
	•										
	•										
		pt is priority 1									
		pt source is dis									
bit 7	-	nted: Read as									
bit 6-4		ADC1 Convers		•	ity bits						
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>										
	•	•									
	•										
	001 = Interrupt is priority 1										
	000 = Interru	pt source is die	sabled								
oit 3	Unimplemer	nted: Read as	ʻ0 '								
oit 2-0		U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits									
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
	001 = Interru	pt is priority 1									
	000 = Interru										

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		CNIP<2:0>				AC1IP<2:0>	
oit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		MI2C1IP<2:0>		_		SI2C1IP<2:0>	
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable I	bit	U = Unimple	mented bit, re	ad as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15	Unimplemer	nted: Read as ')'				
bit 14-12	CNIP<2:0>:	Change Notifica	tion Interrup	t Priority bits			
	111 = Interru	pt is priority 7 (I	nighest prior	ity interrupt)			
	•						
	•						
		pt is priority 1					
		pt source is dis					
bit 11	-	nted: Read as '					
bit 10-8		: Analog Compa			3		
	⊥⊥⊥ = Interru •	pt is priority 7 (I	nignest prior	ity interrupt)			
	•						
	•						
		pt is priority 1 pt source is disa	abled				
bit 7		nted: Read as '					
bit 6-4	-	>: I2C1 Master		rrupt Priority bit	s		
		pt is priority 7 (I					
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	pt source is dis	abled				
bit 3	Unimplemer	nted: Read as ')'				
bit 2-0		>: I2C1 Slave E		-			
	111 = Interru	pt is priority 7 (ł	nighest prior	ity interrupt)			
	•						
	•						
		pt is priority 1					
	000 = Interru	pt source is dis	abled				

REGISTER 7	-26: IPC5:	INTERRUPT	PRIORITY	TY CONTROL REGISTER 5				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—		—	_	_	_	—	
bit 15			•				bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
	_	— — — INT1IP<2:0>				INT1IP<2:0>		
bit 7				·	·		bit 0	
Legend:								
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set		:	'0' = Bit is cleared x = Bit is unknow			nown		

bit 15-3	Unimplemented: Read as '0'
bit 2-0	INT1IP<2:0>: External Interrupt 1 Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)

•

001 = Interrupt is priority 1 000 = Interrupt source is disabled

www.DataSheet4U.com

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T4IP<2:0>				OC4IP<2:0>	
bit 15	•						bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		OC3IP<2:0>		_		DMA2IP<2:0>	
bit 7							bit C
Legend:							
R = Readabl	le bit	W = Writable b	oit	U = Unimple	mented bit, re	ad as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as 'o)'				
bit 14-12		Timer4 Interrupt					
	111 = Interru	upt is priority 7 (h	nighest priorit	y interrupt)			
	•						
	•						
	001 = Interru	upt is priority 1					
	000 = Interru	upt source is disa	abled				
bit 11	Unimpleme	nted: Read as '0)'				
	OC4IP<2:0>	: Output Compa	re Channel 4	-	ity bits		
	OC4IP<2:0>		re Channel 4	-	ity bits		
bit 11 bit 10-8	OC4IP<2:0>	: Output Compa	re Channel 4	-	ity bits		
	OC4IP<2:0> 111 = Interru •	: Output Compa upt is priority 7 (h	re Channel 4	-	ity bits		
	OC4IP<2:0> 111 = Interru • • • 001 = Interru	: Output Compa upt is priority 7 (h upt is priority 1	re Channel 4 nighest priorit	-	ity bits		
bit 10-8	OC4IP<2:0> 111 = Interru	: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa	re Channel 4 highest priorit abled	-	ity bits		
bit 10-8 bit 7	OC4IP<2:0> 111 = Intern • • • • • • • • • • • • • • • • • • •	: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0	re Channel 4 nighest priorit abled	y interrupt)			
bit 10-8 bit 7	OC4IP<2:0> 111 = Interru	: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 : Output Compa	re Channel 4 nighest priorit abled o' re Channel 3	y interrupt)			
bit 10-8 bit 7	OC4IP<2:0> 111 = Interru	: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0	re Channel 4 nighest priorit abled o' re Channel 3	y interrupt)			
bit 10-8 bit 7	OC4IP<2:0> 111 = Interru	: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 : Output Compa	re Channel 4 nighest priorit abled o' re Channel 3	y interrupt)			
bit 10-8 bit 7	OC4IP<2:0> 111 = Interru 001 = Interru 000 = Interru Unimplemen OC3IP<2:0> 111 = Interru •	: Output Compa upt is priority 7 (h upt source is disa nted: Read as '0 : Output Compa upt is priority 7 (h	re Channel 4 nighest priorit abled o' re Channel 3	y interrupt)			
bit 10-8 bit 7	OC4IP<2:0> 111 = Interru 001 = Interru 000 = Interru Unimplemen OC3IP<2:0> 111 = Interru 001 = Interru	: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 : Output Compa upt is priority 7 (h	re Channel 4 highest priorit abled ,' re Channel 3 highest priorit	y interrupt)			
bit 10-8 bit 7 bit 6-4	OC4IP<2:0> 111 = Intern	: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 : Output Compa upt is priority 7 (h upt is priority 1 upt source is disa	re Channel 4 highest priorit abled , re Channel 3 highest priorit	y interrupt)			
bit 10-8 bit 7 bit 6-4 bit 3	OC4IP<2:0> 111 = Interru	: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 : Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0	re Channel 4 highest priorit abled '' re Channel 3 highest priorit	y interrupt) Interrupt Prior y interrupt)	ity bits	ority bits	
bit 10-8 bit 7 bit 6-4 bit 3	OC4IP<2:0> 111 = Internu	: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 D: DMA Channe	re Channel 4 highest priorit abled o' re Channel 3 highest priorit abled o'	y interrupt) Interrupt Prior y interrupt)	ity bits	ority bits	
bit 10-8 bit 7 bit 6-4 bit 3	OC4IP<2:0> 111 = Internu	: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 : Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0	re Channel 4 highest priorit abled o' re Channel 3 highest priorit abled o'	y interrupt) Interrupt Prior y interrupt)	ity bits	ority bits	
bit 10-8	OC4IP<2:0> 111 = Internu	: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 D: DMA Channe	re Channel 4 highest priorit abled o' re Channel 3 highest priorit abled o'	y interrupt) Interrupt Prior y interrupt)	ity bits	ority bits	
bit 10-8 bit 7 bit 6-4 bit 3	OC4IP<2:0> 111 = Internu 001 = Internu 000 = Internu Unimplemen OC3IP<2:0> 111 = Internu 001 = Internu 000 = Internu Unimplemen DMA2IP<2:0 111 = Internu	: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 D: DMA Channe	re Channel 4 highest priorit abled o' re Channel 3 highest priorit abled o'	y interrupt) Interrupt Prior y interrupt)	ity bits	prity bits	

www.DataSheet4U.com

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		U2TXIP<2:0>		—		U2RXIP<2:0>				
bit 15							bit 8			
U-0	R/W-1		R/W-0	U-0	R/W-1	R/W-0	R/W-0			
 bit 7		INT2IP<2:0>		_		T5IP<2:0>	bit			
							DIL			
Legend:										
R = Readab	le bit	W = Writable b	oit	U = Unimplei	mented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own			
bit 15 Unimplemented: Read as '0'										
bit 14-12	-	0>: UART2 Trans		unt Priority bite						
DIL 14-12		rupt is priority 7 (h								
	•	upt is priority 7 (i	lightest phon	ty interrupt/						
	•									
	•									
		rupt is priority 1 rupt source is disa	bled							
bit 11		-								
bit 10-8	Unimplemented: Read as '0' U2RXIP<2:0>: UART2 Receiver Interrupt Priority bits									
DIL IU-0		111 = Interrupt is priority 7 (highest priority interrupt)								
	•		lightest phon	ty interrupt)						
	•									
	•									
		rupt is priority 1 rupt source is disa	abled							
bit 7		ented: Read as '(
	-			hite						
bit 6-4		I>: External Interr rupt is priority 7 (h								
	•		lighest phon	ty interrupt)						
	•									
	•									
		rupt is priority 1 rupt source is disa	abled							
bit 3		ented: Read as '0								
	-									
bit 2-0		Timer5 Interrupt rupt is priority 7 (h	-	ty interrunt)						
	•		lighest phon	ty interrupt)						
	•									
	•									
		rupt is priority 1 rupt source is disa	ablad							

REGISTER 7-28: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

www.DataSheet4U.com

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		C1IP<2:0> ⁽¹⁾		_		C1RXIP<2:0>(1)	
bit 15	·						bit 8
		DAMO				DAMO	
U-0	R/W-1	R/W-0 SPI2IP<2:0>	R/W-0	U-0	R/W-1	R/W-0 SPI2EIP<2:0>	R/W-0
bit 7							bit
Legend: R = Readab	lo hit	W - Writabla	bit	II – Unimple	montod hit ro	ad as '0'	
-n = Value a		W = Writable bitU = Unimplemented bit, read as '0''1' = Bit is set'0' = Bit is clearedx = Bit is u				x = Bit is unkr	nown
bit 15	Unimpleme	nted: Read as '	כי				
bit 14-12		ECAN1 Event Ir	•	•			
	111 = Interru	upt is priority 7 (I	highest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
L:1 4 4		upt source is dis					
bit 11	•	nted: Read as '		a du cluata unu un t			
bit 10-8)>: ECAN1 Rece upt is priority 7 (I		•	nonty bits ??		
	•		lightst phon	ty interrupt)			
	•						
	• 001 – Intern	upt is priority 1					
		upt is priority i upt source is dis	abled				
bit 7		nted: Read as '					
bit 6-4	•	>: SPI2 Event In		y bits			
		upt is priority 7 (I	•				
	•						
	•						
	001 = Interri	upt is priority 1					
		upt source is dis	abled				
bit 3	Unimpleme	nted: Read as ')'				
bit 2-0		0>: SPI2 Error Ir	-	-			
	111 = Interru	upt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
	000 = Interri	upt source is dis	anled				

REGISTER 7-29: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

Note 1: Interrupts disabled on devices without ECAN™ modules

www.DataSheet4U.com

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_		—	_	_		IC4IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		IC3IP<2:0>		—		DMA3IP<2:0>	
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable b	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	lown
bit 15-11	Unimplement	ted: Read as '0	,				
bit 10-8	-	nput Capture C		errupt Priority b	its		
		ot is priority 7 (h					
	•		J	.,			
	•						
	• 001 = Interrup	t io priority 1					
		ot source is disa	abled				
bit 7	000 = Interrup	ot source is disa ted: Read as '0					
	000 = Interrup Unimplement	ted: Read as '0	3	errupt Priority b	its		
	000 = Interrup Unimplement IC3IP<2:0>: In		, hannel 3 Inte		its		
	000 = Interrup Unimplement IC3IP<2:0>: In	ted: Read as '0 nput Capture C	, hannel 3 Inte		its		
	000 = Interrup Unimplement IC3IP<2:0>: In	ted: Read as '0 nput Capture C	, hannel 3 Inte		its		
bit 7 bit 6-4	000 = Interrup Unimplement IC3IP<2:0>: In 111 = Interrup • •	ted: Read as '0 nput Capture C ot is priority 7 (h	, hannel 3 Inte		its		
	000 = Interrup Unimplement IC3IP<2:0>: In 111 = Interrup	ted: Read as '0 nput Capture C ot is priority 7 (h	, hannel 3 Inte ighest priorit		its		
bit 6-4	000 = Interrup Unimplement IC3IP<2:0>: In 111 = Interrup	ted: Read as '0 nput Capture C ot is priority 7 (h ot is priority 1	, hannel 3 Inte ighest priorit abled		its		
	000 = Interrup Unimplement IC3IP<2:0>: In 111 = Interrup • • • 001 = Interrup 000 = Interrup Unimplement	ted: Read as '0 nput Capture C ot is priority 7 (h ot is priority 1 ot source is disa ted: Read as '0	, hannel 3 Inte ighest priorit abled	ty interrupt)		rity bits	
bit 6-4 bit 3	000 = Interrup Unimplement IC3IP<2:0>: In 111 = Interrup • • 001 = Interrup 000 = Interrup Unimplement DMA3IP<2:0>	ted: Read as '0 nput Capture C ot is priority 7 (h ot is priority 1 ot source is disa ted: Read as '0 >: DMA Channe	, hannel 3 Inte ighest priorit abled , l 3 Data Tra	ty interrupt)		rity bits	
bit 6-4 bit 3	000 = Interrup Unimplement IC3IP<2:0>: In 111 = Interrup • • 001 = Interrup 000 = Interrup Unimplement DMA3IP<2:0>	ted: Read as '0 nput Capture C ot is priority 7 (h ot is priority 1 ot source is disa ted: Read as '0	, hannel 3 Inte ighest priorit abled , l 3 Data Tra	ty interrupt)		rity bits	
bit 6-4 bit 3	000 = Interrup Unimplement IC3IP<2:0>: In 111 = Interrup • • 001 = Interrup 000 = Interrup Unimplement DMA3IP<2:0>	ted: Read as '0 nput Capture C ot is priority 7 (h ot is priority 1 ot source is disa ted: Read as '0 >: DMA Channe	, hannel 3 Inte ighest priorit abled , 1 3 Data Tra	ty interrupt)		rity bits	
bit 6-4 bit 3	000 = Interrup Unimplement IC3IP<2:0>: In 111 = Interrup • • 001 = Interrup 000 = Interrup Unimplement DMA3IP<2:0>	ted: Read as '0 nput Capture C ot is priority 7 (h ot is priority 1 ot source is disa ted: Read as '0 >: DMA Channe ot is priority 7 (h	, hannel 3 Inte ighest priorit abled , 1 3 Data Tra	ty interrupt)		rity bits	

REGISTER 7-30: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

REGISTER	7-31. IFC12		FRIORIT		CEGISTER 12					
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
_	—	—	_	—		MI2C2IP<2:0>				
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
0-0	R/W-1	SI2C2IP<2:0>	R/W-U	0-0	0-0	0-0	0-0			
bit 7		5120211 \2.02					bit			
Legend:										
R = Readabl	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	'0' = Bit is cleared x = Bit is unkr					
bit 15-11	Unimpleme	nted: Read as ') '							
bit 10-8	MI2C2IP<2:	II2C2IP<2:0>: I2C2 Master Events Interrupt Priority bits								
	111 = Interru	upt is priority 7 (I	highest priori	ity interrupt)						
	•									
	•									
		upt is priority 1 upt source is dis	abled							
bit 7	Unimpleme	Unimplemented: Read as '0'								
bit 6-4	SI2C2IP<2:0)>: I2C2 Slave E	Events Interru	upt Priority bits						
		upt is priority 7 (I								
	•									
	•									

REGISTER 7-31: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

001 = Interrupt is priority 1 000 = Interrupt source is disabled

Unimplemented: Read as '0'

www.DataSheet4U.com

bit 3-0

www.DataSheet4U.com

REGISTER 7-32: IPC13: INTERRUPT PRIORITY CONTROL REGISTER 13

	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_		_				INT4IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		INT3IP<2:0>			_	—	
bit 7	<u>.</u>				•		bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'	
n = Value at POR '1' = Bit is set				'0' = Bit is cle	eared	x = Bit is unkn	iown
bit 10-8		>: External Internupt is priority 7 (
	• 001 – Intor ri	unt is priority 1					
		upt is priority 1 upt source is dis	abled				
bit 7	000 = Interru						
bit 7 bit 6-4	000 = Intern Unimpleme INT3IP<2:0> 111 = Intern	upt source is dis	^{0'} upt 3 Priority highest priorit				

www.DataSheet4U.com

	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	_	_	_	_		QEI1IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		PSEMIP<2:0>			_		
bit 7							bit (
<u> </u>							
Legend: R = Readab	lo bit	W = Writable	bit	II – Unimplor	nented bit, rea	ud as '0'	
				'0' = Bit is cle		x = Bit is unkno	014/0
-n = Value at POR '1' = Bit is set					area		00011
bit 15-11	Unimplemer	ted: Read as '	∩ '				
bit 10-8	-	: QEI1 Interrupt					
		pt is priority 7 (I		v interrupt)			
				j			
	•						
	•						
	• • •	nt in priority 1					
		pt is priority 1 pt source is dis	abled				
bit 7	000 = Interru						
bit 7 bit 6-4	000 = Interru Unimplemer	pt source is dis nted: Read as '(0'	n Interrupt Prio	rity bits		
	000 = Interru Unimplemer PSEMIP<2:0	pt source is dis	o' al Event Matcl	-	rity bits		
	000 = Interru Unimplemer PSEMIP<2:0	pt source is dis ited: Read as '(>: PWM Specia	o' al Event Matcl	-	rity bits		
	000 = Interru Unimplemer PSEMIP<2:0	pt source is dis ited: Read as '(>: PWM Specia	o' al Event Matcl	-	rity bits		
	000 = Interru Unimplemer PSEMIP<2:0 111 = Interru • •	pt source is dis ited: Read as '(>: PWM Specia pt is priority 7 (I	o' al Event Matcl	-	rity bits		
	000 = Interru Unimplemer PSEMIP<2:0 111 = Interru • • • 001 = Interru	pt source is dis ited: Read as '(>: PWM Specia	₀ , al Event Matcl highest priorit	-	rity bits		

REGISTER 7-33: IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14

www.DataSheet4U.com

REGISTER	7-34: IPC16:					-	
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_		—	_		U2EIP<2:0>	
bit 15	·						bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		U1EIP<2:0>				—	—
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15-11	•	ted: Read as '					
bit 10-8		UART2 Error I	•				
	111 = Interru	pt is priority 7 (highest priorit	ty interrupt)			
	•						
	•						
	001 = Interru						
	-	pt source is dis					
bit 7	-	ted: Read as '					
bit 6-4		UART1 Error I	•				
	111 = Interru	ot is priority 7 (highest priorif	ty interrupt)			
	•						
	•						
	• 001 = Interruj						
bit 3-0	000 = Interru	pt is priority 1 pt source is dis ted: Read as 'i					

REGISTER 7-34: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

www.DataSheet4U.com

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_		_		_	(C1TXIP<2:0> ⁽¹⁾	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		_	—	—			—
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	1 as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15-11	Unimplemer	ted: Read as '	כי				
bit 10-8	C1TXIP<2:0	-: ECAN1 Trans	smit Data Rec	quest Interrupt	Priority bits ⁽¹⁾		
		pt is priority 7 (I			-		
	•		0 1	, I,			
	•						
	•						
	001 = Interru	pt is priority 1					
		pt source is dis	abled				
bit 7-0	Unimplemer	ted: Read as '	D'				
	•						

REGISTER 7-35: IPC17: INTERRUPT PRIORITY CONTROL REGISTER 17

Note 1: Interrupts disabled on devices without ECAN™ modules

www.DataSheet4U.com

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		QEI2IP<2:0>		_	_	_	—
bit 15				1		•	bit
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		PSESMIP<2:0>		—	_	—	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	Unimpleme	nted: Read as ')'				
bit 14-12	QEI2IP<2:0>	: QEI2 Interrupt	Priority bits				
	111 = Interru	upt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interru	upt is priority 1					
	000 = Interru	upt source is dis	abled				
bit 11-7	Unimpleme	nted: Read as ')'				
bit 6-4	PSESMIP<2	:0>: PWM Spec	ial Event See	condary Match I	nterrupt Prior	ity bits	
	111 = Interru	upt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	• •						
	• • 001 = Interru	upt is priority 1					
		upt is priority 1 upt source is dis	abled				

REGISTER 7-36: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

www.DataSheet4U.com

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		ADCP10IP<2:0	>			ADCP9IP<2:0>	1
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		ADCP8IP<2:0>		_	—	—	—
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown
bit 15	Unimplemer	nted: Read as '	0'				
bit 14-12	ADCP10IP<2	2:0>: ADC Pair	10 Conversio	on Done Interru	upt 1 Priority bits	;	
		pt is priority 7 (. ,		
	•						
	•						
	•	ntio priority 1					
		pt is priority 1 pt source is dis	ahled				
bit 11		nted: Read as '					
	-						
bit 10-8		0>: ADC Pair 9		•	1 Priority bits		
		pt is priority 7 (nignest priori	ty interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	ipt source is dis	abled				
bit 7	Unimplemer	nted: Read as '	0'				
bit 6-4	ADCP8IP<2:	0>: ADC Pair 8	Conversion	Done Interrupt	1 Priority bits		
	111 = Interru	pt is priority 7 (highest priori	ty interrupt)			
	•						
	•						
		unt in priority d					
		pt is priority 1 pt source is dis	abled				
		-					
bit 3-0	Unimplomer	nted: Read as '	o'				

REGISTER 7-37: IPC20: INTERRUPT PRIORITY CONTROL REGISTER 20

www.DataSheet4U.com

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		_	_	_			_
bit 15				•		·	bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		ADCP12IP<2:0	>	—	/	ADCP11IP<2:0	>
bit 7					I		bit C
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unk	nown
bit 6-4	111 = Interru • • 001 = Interru 000 = Interru	upt is priority 7 (upt is priority 1 upt source is dis	highest priori sabled	on Done Interru ty interrupt)	pt 1 Priority bits	5	
bit 3	Unimplemer	nted: Read as '	0'				
bit 2-0		2:0>: ADC Pair upt is priority 7 (on Done Interrup ty interrupt)	ot 1 Priority bits	5	

www.DataSheet4U.com

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
		PWM2IP<2:0>				PWM1IP<2:0>			
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	_		_		_		_		
bit 7							bit (
Legend: R = Readab	le bit	W = Writable b	bit	U = Unimplen	nented bit rea	ad as '0'			
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own		
bit 15	Unimplemen	ited: Read as '0	,						
bit 14-12	•			ita					
DIL 14-12	PWM2IP<2:0>: PWM2 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority)								
	III – Interiu	pr is priority 7 (i	iignest priorit	y)					
	•								
	•								
	001 = Interrupt is priority 1								
	001 = Interru	pt is priority 1							
		pt is priority 1 pt source is disa	abled						
bit 11	000 = Interru								
bit 11 bit 10-8	000 = Interru Unimplemen	pt source is disa	3	its					
	000 = Interru Unimplemen PWM1IP<2:0	pt source is disanted: Read as '0	, upt Priority b						
	000 = Interru Unimplemen PWM1IP<2:0	pt source is disa Ited: Read as '0 I>: PWM1 Interr	, upt Priority b						
	000 = Interru Unimplemen PWM1IP<2:0	pt source is disa Ited: Read as '0 I>: PWM1 Interr	, upt Priority b						
	000 = Interru Unimplemen PWM1IP<2:0 111 = Interru •	pt source is disa ited: Read as 'o >: PWM1 Interr pt is priority 7 (h	, upt Priority b						
	000 = Interru Unimplemen PWM1IP<2:0 111 = Interru • • • 001 = Interru	pt source is disa ited: Read as 'o >: PWM1 Interr pt is priority 7 (h	, upt Priority b ighest priorit						

REGISTER 7-39: IPC23: INTERRUPT PRIORITY CONTROL REGISTER 23

www.DataSheet4U.com

REGISTER	7-40: IPC	24: INTERRUP	F PRIORITY	CONTROL	REGISTER	24				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—		PWM6IP<2:0>		—		PWM5IP<2:0>				
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
		PWM4IP<2:0>		_		PWM3IP<2:0>				
bit 7							bit			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'				
-n = Value at	POR	'1' = Bit is set		ʻ0' = Bit is cl	eared	x = Bit is unk	nown			
bit 15	Unimplem	nented: Read as '	0'							
bit 14-12	PWM6IP<	2:0>: PWM6 Inter	rupt Priority b	its						
	111 = Inte	errupt is priority 7 (highest priorit	y)						
	•									
	•									
	•									
	001 = Interrupt is priority 1 000 = Interrupt source is disabled									
bit 11		nented: Read as '								
bit 10-8	PWM5IP<2:0>: PWM5 Interrupt Priority bits									
	111 = Interrupt is priority 7 (highest priority)									
	•		g.ieet pileit	<i>J</i> /						
	•									
	•									
		errupt is priority 1 errupt source is dis	abled							
bit 7	Unimplem	nented: Read as '	0'							
bit 6-4	PWM4IP<	2:0>: PWM4 Inter	rupt Priority b	its						
	111 = Inte	errupt is priority 7 (highest priorit	y)						
	•									
	•									
	•									
		errupt is priority 1 errupt source is dis	abled							
bit 3		nented: Read as '								
bit 2-0	-	2:0>: PWM3 Inter		its						
		errupt is priority 7 (
	•									
	•									
	•									
		errupt is priority 1 errupt source is dis								

REGISTER 7-40: IPC24: INTERRUPT PRIORITY CONTROL REGISTER 24

www.DataSheet4U.com

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_		AC2IP<2:0>		—		PWM9IP<2:0>			
bit 15							bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
0-0	10/00-1	PWM8IP<2:0>		0-0	1\/ VV-1	PWM7IP<2:0>	10.00-0		
bit 7						1 11111 12.02	bit C		
Legend:									
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, re	ead as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15	Unimplem	ented: Read as '	0'						
bit 14-12	AC2IP<2:0)>: Analog Compa	arator 2 Interi	upt Priority bits	;				
		rrupt is priority 7 (
	•								
	•								
	•								
		rrupt is priority 1 rrupt source is dis	abled						
bit 11	Unimplem	ented: Read as '	0'						
bit 10-8	PWM9IP<2:0>: PWM9 Interrupt Priority bits								
	111 = Interrupt is priority 7 (highest priority)								
	•		0						
	•								
	•								
		rrupt is priority 1 rrupt source is dis	abled						
bit 7		ented: Read as '							
bit 6-4		2:0>: PWM8 Inter		oits					
		rrupt is priority 7 (
	•		ingridet priori	- 57					
	•								
	•								
	001 = Inte	rrupt is priority 1							
		rrupt source is dis	abled						
bit 3	Unimplem	ented: Read as '	0'						
bit 2-0	PWM7IP<	2:0>: PWM7 Inter	rupt Priority b	oits					
		rrupt is priority 7 (
	•								
	•								
	•								
	• • 001 = Inter	rrupt is priority 1							

www.DataSheet4U.com

REGISTER 7	-42: IPC26	: INTERRUP	PRIORITY	CONTROL F	REGISTER 2	26		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	_	—		
bit 15							bit	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
		AC4IP<2:0>				AC3IP<2:0>		
bit 7							bit (
Lowendi								
Legend: R = Readable	b :4	W = Writable	L:+		newted bit we			
				-	nented bit, re			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown	
	• • 001 = Interru	pt is priority 7 (pt is priority 1 pt source is dis		y)				
bit 3		nted: Read as '						
bit 2-0	-			unt Priority bits				
51120	AC3IP<2:0>: Analog Comparator 3 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority)							
	•		inglioot priorit	<i>31</i>				
	•							
	•							
		pt is priority 1 pt source is dis	abled					

REGISTER 7-42: IPC26: INTERRUPT PRIORITY CONTROL REGISTER 26

www.DataSheet4U.com

REGISTER	7-43: IPC2	/: INTERRUPT	PRIORIT	CONTROL	REGISTER 2	1	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		ADCP1IP<2:0>		—		ADCP0IP<2:0>	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimple	mented bit, rea		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
	111 = Interr • • 001 = Interr 000 = Interr	2:0>: ADC Pair 1 (upt is priority 7 (h upt is priority 1 upt source is disa	ighest priori Ibled		ŗ		
bit 11	-	ented: Read as '0					
bit 10-8	111 = Interr • • 001 = Interr	2:0>: ADC Pair 0 0 upt is priority 7 (h upt is priority 1 upt source is disa	ighest priori	•	Priority bits		
bit 7-0	Unimpleme	ented: Read as '0	,				

REGISTER 7-43: IPC27: INTERRUPT PRIORITY CONTROL REGISTER 27

www.DataSheet4U.com

REGISTER	7-44: IPC2	8: INTERRUPT		CONTROL		20			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_		ADCP5IP<2:0>		—		ADCP4IP<2:0>			
bit 15							bit 8		
		DAMO	DAALO						
U-0	R/W-1	R/W-0 ADCP3IP<2:0>	R/W-0	U-0	R/W-1	R/W-0 ADCP2IP<2:0>	R/W-0		
bit 7							bit		
Legend:	a hit		:4		nonted bit w				
R = Readabl		W = Writable b	lt	U = Unimpler '0' = Bit is cle			0.11/2		
-n = Value at	FUR	'1' = Bit is set			aleu	x = Bit is unkr	IOWIT		
bit 15	Unimpleme	ented: Read as '0	,						
bit 14-12	ADCP5IP<	2:0>: ADC Pair 5	Conversion E	Oone Interrupt	Priority bits				
	111 = Inter	rupt is priority 7 (h	ighest priority	/ interrupt)					
	•								
	•								
	001 = Inter	rupt is priority 1							
	000 = Inter	rupt source is disa	bled						
bit 11	Unimpleme	ented: Read as '0	,						
bit 10-8	ADCP4IP<2:0>: ADC Pair 4 Conversion Done Interrupt Priority bits								
	111 = Interrupt is priority 7 (highest priority interrupt)								
	•								
	•								
	001 = Interrupt is priority 1								
		rupt source is disa							
bit 7	-	ented: Read as '0		S					
bit 6-4		2:0>: ADC Pair 3			Priority bits				
	•	rupt is priority 7 (h	ignest phone	(interrupt)					
	•								
	•								
	001 = Interrupt is priority 1 000 = Interrupt source is disabled								
bit 3	Unimpleme	ented: Read as '0	,						
bit 3 bit 2-0	-	ented: Read as '0 2:0>: ADC Pair 2)one Interrupt	Priority bits				
bit 3 bit 2-0	ADCP2IP<	2:0>: ADC Pair 2	Conversion [-	Priority bits				
	ADCP2IP<		Conversion [-	Priority bits				
	ADCP2IP<	2:0>: ADC Pair 2	Conversion [-	Priority bits				
	ADCP2IP< 111 = Inten	2:0>: ADC Pair 2	Conversion [-	Priority bits				

REGISTER 7-44: IPC28: INTERRUPT PRIORITY CONTROL REGISTER 28

www.DataSheet4U.com

REGISTER	(7-45: IPC29:	INTERRUP	PRIORITY	CONTROL	REGISTER 29	J	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	_	_	_	—
bit 15							bit
		DAVO	D 44/0			DAM 0	DAALO
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	/	ADCP7IP<2:0>				ADCP6IP<2:0>	
bit 7							bit (
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15-7 bit 6-4	ADCP7IP<2:(ted: Read as ' 0>: ADC Pair 7 pt is priority 7 (Conversion I	•	1 Priority bits		
	000 = Interru	pt source is dis					
bit 3	•	ted: Read as '					
bit 2-0	111 = Interrup • • • 001 = Interrup	D>: ADC Pair 6 pt is priority 7 (pt is priority 1 pt source is dis	highest priorit	•	1 Priority bits		

REGISTER 7-45: IPC29: INTERRUPT PRIORITY CONTROL REGISTER 29

www.DataSheet4U.com

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
—	—	—	_		ILF	R<3:0>	
bit 15				•			bit 8
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
				VECNUM<6:0	>		
bit 7							bit (
Legend:							
R = Readabl	le bit	W = Writable I	oit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknow	n
bit 11-8	1111 = CPU • • 0001 = CPU	ew CPU Interrup Interrupt Priorit Interrupt Priorit Interrupt Priorit	y Level is 15 y Level is 1	el bits			
bit 7 bit 6-0	VECNUM<6	nted: Read as '(:0>: Vector Num nterrupt vector p	ber of Pendin	•			
	• • • 0000001 =	nterrupt vector p nterrupt vector p	bending is nur	nber 9			

REGISTER 7-46: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

www.DataSheet4U.com

7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

Complete the following steps to configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

Note:	At a device Reset, the IPCx registers are
	initialized such that all user interrupt
	sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (C or assembler) and the language development toolsuite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, program will re-enter the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

The following steps outline the procedure to disable all user interrupts:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value EOh with SRL.

To enable user interrupts, the POP instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of
	7 or lower can be disabled. Trap sources
	(level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

www.DataS

8.0 DIRECT MEMORY ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 22. "Direct Memory Access (DMA)" (DS70182) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., the UART Receive register and Input Capture 1 buffer) and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and, therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

Note: The DMA module is not available on dsIPC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406 devices.

The peripherals that can utilize DMA are listed in Table 8-1 along with their associated Interrupt Request (IRQ) numbers.

Peripheral to DMA Association	DMAxREQ Register IRQSEL<6:0> Bits	DMAxPAD Register Values to Read From Peripheral	DMAxPAD Register Values to Write to Peripheral
INT0 – External Interrupt 0	0000000	—	
IC1 – Input Capture 1	0000001	0x0140 (IC1BUF)	
IC2 – Input Capture 2	0000101	0x0144 (IC2BUF)	—
IC3 – Input Capture 3	0100101	0x0148 (IC3BUF)	
IC4 – Input Capture 4	0100110	0x0148C (IC4BUF)	
OC1 – Output Compare 1 Data	0000010	—	0x0182 (OC1R)
OC1 – Output Compare 1 Secondary Data	0000010	—	0x0180 (OC1RS)
OC2 – Output Compare 2 Data	0000110	—	0x0188 (OC2R)
OC2 – Output Compare 2 Secondary Data	0000110	—	0x0186 (OC2RS)
OC3 – Output Compare 3 Data	0011001	—	0x018E (OC3R)
OC3 – Output Compare 3 Secondary Data	0011001	—	0x018C (OC3RS)
OC4 – Output Compare 4 Data	0011010	—	0x0194 (OC4R)
OC4 – Output Compare 4 Secondary Data	0011010	—	0x0192 (OC4RS)
TMR2 – Timer2	0000111	—	—
TMR3 – Timer3	0001000	—	—
TMR4 – Timer4	0011011	—	—
TMR5 – Timer5	0011100	—	_
SPI1 – Transfer Done	0001010	0x0248 (SPI1BUF)	0x0248 (SPI1BUF)
SPI2 – Transfer Done	0100001	0x0268 (SPI2BUF)	0x0268 (SPI2BUF)
UART1RX – UART1 Receiver	0001011	0x0226 (U1RXREG)	—
UART1TX – UART1 Transmitter	0001100	—	0x0224 (U1TXREG)
UART2RX – UART2 Receiver	0011110	0x0236 (U2RXREG)	—
UART2TX – UART2 Transmitter	0011111	—	0x0234 (U2TXREG)
ECAN1 – RX Data Ready	0100010	0x0440 (C1RXD)	—
ECAN1 – TX Data Request	1000110	—	0x0442 (C1TXD)

TABLE 8-1: DMA CHANNEL TO PERIPHERAL ASSOCIATIONS

www.DataSheet4U.com

The DMA controller features four identical data transfer channels. Each channel has its own set of control and STATUS registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- Word or byte sized data transfers.
- Transfers from peripheral to DMA RAM or DMA RAM to peripheral.
- Indirect Addressing of DMA RAM locations with or without automatic post-increment.
- Peripheral Indirect Addressing In some peripherals, the DMA RAM read/write addresses may be partially derived from the peripheral.
- One-Shot Block Transfers Terminating DMA transfer after one block transfer.
- Continuous Block Transfers Reloading DMA RAM buffer start address after every block transfer is complete.
- Ping-Pong Mode Switching between two DMA RAM start addresses between successive block transfers, thereby filling two buffers alternately.
- · Automatic or manual initiation of block transfers.

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.

8.1 DMAC Registers

Each DMAC Channel x (x = 0, 1, 2, or 3) contains the following registers:

- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-bit DMA RAM Primary Start Address Offset register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address Offset register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAxCNT)

An additional pair of STATUS registers, DMACS0 and DMACS1, are common to all DMAC channels.




FIGURE 8-1: TOP LEVEL SYSTEM ARCHITECTURE USING A DEDICATED TRANSACTION BUS

www.DataSheet4U.com

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	NULLW	_		
bit 15						•	bit
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
	—	AMOD	E<1:0>	—	_	MODE	-
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	id as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	1 = Channel	nel Enable bit					
	0 = Channel						
bit 14		ransfer Size bit					
	1 = Byte						
	0 = Word						
bit 13	DIR: Transfer	Direction bit (ource/destina	ation bus select)		
			•	to peripheral ad o DMA RAM ad			
bit 12	HALF: Early	Block Transfer	Complete Int	errupt Select bit	:		
	1 — Initiata bl	ock transfer co	mplete interru		11 · · · · · · · · · · ·	heen moved	
	0 = Initiate bl	ock transfer co	-	pt when all of th			
bit 11	0 = Initiate bl NULLW: Null	ock transfer co Data Peripher	al Write Mode	ipt when all of the Select bit	ne data has be	een moved	
bit 11	0 = Initiate bl NULLW: Null 1 = Null data	ock transfer co Data Peripher write to periphe	al Write Mode	ipt when all of the Select bit	ne data has be		ar)
	0 = Initiate bl NULLW: Null 1 = Null data 0 = Normal o	ock transfer co Data Peripher write to peripho peration	al Write Mode eral in additio	ipt when all of the Select bit	ne data has be	een moved	ar)
bit 10-6	0 = Initiate bl NULLW: Null 1 = Null data 0 = Normal o Unimplemen	ock transfer co Data Peripher write to periphe peration t ted: Read as '	al Write Mode eral in additio	pt when all of the Select bit n to DMA RAM	ne data has bo write (DIR bit	een moved	ar)
bit 10-6	0 = Initiate bl NULLW: Null 1 = Null data 0 = Normal o Unimplemen AMODE<1:0	ock transfer co Data Peripher write to periphe peration ted: Read as ' >: DMA Chann	al Write Mode eral in additio	ipt when all of the Select bit	ne data has bo write (DIR bit	een moved	ar)
bit 10-6	0 = Initiate bl NULLW: Null 1 = Null data 0 = Normal o Unimplemen AMODE<1:0 11 = Reserve	ock transfer co Data Peripher write to periphe peration ted: Read as ' >: DMA Chann	al Write Mode eral in additio 0' el Operating I	by when all of the Select bit n to DMA RAM Mode Select bit	ne data has bo write (DIR bit	een moved	ar)
bit 10-6	0 = Initiate bl NULLW: Null 1 = Null data 0 = Normal o Unimplement AMODE<1:0 11 = Reserve 10 = Periphet 01 = Register	ock transfer co Data Peripher write to peripher peration Ited: Read as ' >: DMA Chann ed ral Indirect Add r Indirect without	al Write Mode eral in additio o' el Operating I ressing mode ut Post-Increr	Note Select bit Select bit n to DMA RAM Mode Select bits nent mode	ne data has bo write (DIR bit	een moved	ar)
bit 10-6 bit 5-4	 0 = Initiate bl NULLW: Null 1 = Null data 0 = Normal o Unimplement AMODE<1:00 11 = Reserved 10 = Periphe 01 = Registed 00 = Registed 	ock transfer co Data Peripher write to periphe peration Ited: Read as ' >: DMA Chann ed ral Indirect Add r Indirect without r Indirect with F	al Write Mode eral in addition o' el Operating I ressing mode ut Post-Incremen Post-Incremen	Note Select bit Note Select bit Note Select bit Mode Select bit Note Select bit	ne data has bo write (DIR bit	een moved	ar)
bit 10-6 bit 5-4	 0 = Initiate bl NULLW: Null 1 = Null data 0 = Normal o Unimplement AMODE<1:00 11 = Reserved 10 = Periphe 01 = Registed 00 = Registed 	ock transfer co Data Peripher write to peripher peration Ited: Read as ' >: DMA Chann ed ral Indirect Add r Indirect without	al Write Mode eral in addition o' el Operating I ressing mode ut Post-Incremen Post-Incremen	Note Select bit Note Select bit Note Select bit Mode Select bit Note Select bit	ne data has bo write (DIR bit	een moved	ar)
bit 11 bit 10-6 bit 5-4 bit 3-2 bit 1-0	0 = Initiate bl NULLW: Null 1 = Null data 0 = Normal o Unimplement AMODE<1:0 11 = Reservet 10 = Periphet 01 = Register 00 = Register Unimplement MODE<1:0>:	ock transfer co Data Peripher write to peripher peration ted: Read as ' >: DMA Channed r Indirect without r Indirect without r Indirect with F ted: Read as ' DMA Channed	al Write Mode eral in additio 0' el Operating l ressing mode ut Post-Increr Post-Incremer 0' Operating M	Note Select bit Mode Select bit Mode Select bit enent mode It mode	ne data has be write (DIR bit s	een moved must also be cle	
bit 10-6 bit 5-4 bit 3-2	0 = Initiate bl NULLW: Null 1 = Null data 0 = Normal o Unimplement AMODE<1:0 11 = Reserve 10 = Periphe 01 = Register 00 = Register Unimplement MODE<1:0>: 11 = One-Sh	ock transfer co Data Peripher write to peripher peration ited: Read as ' >: DMA Channel ral Indirect without r Indirect with F ited: Read as ' DMA Channel ot, Ping-Pong r	al Write Mode eral in additio 0' el Operating I ressing mode ut Post-Increr Post-Incremer 0' Operating M nodes enable	And the select bit Select bit In to DMA RAM Mode Select bits enent mode It mode ode Select bits ode Select bits ode (one block tra	ne data has be write (DIR bit s	een moved	
bit 10-6 bit 5-4 bit 3-2	 0 = Initiate bli NULLW: Null 1 = Null data 0 = Normal o Unimplement AMODE<1:0 11 = Reservet 10 = Periphe 01 = Register 00 = Register Unimplement MODE<1:0>:: 11 = One-Sh 10 = Continu 	book transfer co Data Peripher write to peripher peration ted: Read as ' >: DMA Channe ral Indirect without r Indirect without r Indirect with F ted: Read as ' DMA Channel	al Write Mode eral in additio 0' el Operating I ressing mode ut Post-Increr Post-Incremer 0' Operating M nodes enable 1 modes enable	And the select bit Select bit In to DMA RAM Mode Select bits Mode Select bits ode Select bits	ne data has be write (DIR bit s	een moved must also be cle	

REGISTER 8-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER

www.DataSheet4U.com

	0-2. DNA						
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
FORCE ⁽¹⁾		_		—	_	_	_
bit 15		·					bit 8
U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	IRQSEL<6:0> ⁽²⁾						
bit 7							bit (
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15	FORCE: Force DMA Transfer bit ⁽¹⁾						
	1 = Force a single DMA transfer (Manual mode)						
	0 = Automa	tic DMA transfer	initiation by [DMA request			
bit 14-7	Unimplemented: Read as '0'						
bit 6-0	IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits ⁽²⁾						
	0000000-1111111 = DMAIRQ0-DMAIRQ127 selected to be Channel DMAREQ						

REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

DMA transfer is complete.

Note 1: The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced

2: See Table 8-1 for a complete listing of IRQ numbers for all interrupt sources.

www.DataSheet4U.com

REGISTER 8-3: DMAxSTA: DMA CHANNEL x RAM START ADDRESS OFFSET REGISTER A

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	4<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable b	it	U = Unimpler	nented bit, rea	id as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 **STA<15:0>:** Primary DMA RAM Start Address bits (source or destination)

REGISTER 8-4: DMAxSTB: DMA CHANNEL x RAM START ADDRESS OFFSET REGISTER B

-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
R = Readable b	oit	W = Writable	bit	U = Unimplen	nented bit, rea	ıd as '0'	
Legend:							
bit 7							bit (
			STE	3<7:0>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
L:4 C			310	<10.02			
-	_	-	STR	<15:8>	-	-	-
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 15-0 STB<15:0>: Secondary DMA RAM Start Address bits (source or destination)

www.DataSheet4U.com

x = Bit is unknown

REGISTER 0-5.	DIVIA			FERIFIERA	L ADDRESS	REGISTER	·
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAE)<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpler	mented bit, read	d as '0'	

REGISTER 8-5: DMAxPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾

bit 15-0 PAD<15:0>: Peripheral Address Register bits

-n = Value at POR

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

'0' = Bit is cleared

2: See Table 8-1 for a complete list of peripheral addresses.

'1' = Bit is set

REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	CNT<	9:8> (2)
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT	<7:0>			
bit 7							bit 0
Legend:							
			••			(0)	

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits⁽²⁾

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: Number of DMA transfers = CNT<9:0> + 1.

www.DataSheet4U.com

U-0	U-0	U-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
_		_	_	PWCOL3	PWCOL2	PWCOL1	PWCOL0
bit 15			•			•	bit 8
U-0	U-0	U-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
_			_	XWCOL3	XWCOL2	XWCOL1	XWCOL0
bit 7							bit 0
Legend:	. 1. 11		1.11			1	
R = Readable		W = Writable		-	mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15-12	Unimplemen	nted: Read as '	∩'				
bit 11	-			ollision Flag bit			
		lision detected		o			
	0 = No write	collision detect	ed				
bit 10	PWCOL2: C	hannel 2 Periph	neral Write C	ollision Flag bit			
		lision detected					
h:1 0		collision detect		- Waise Electric			
bit 9		lision detected	ieral write C	ollision Flag bit			
		collision detect	ed				
bit 8	PWCOL0: C	hannel 0 Periph	neral Write C	ollision Flag bit			
	1 = Write col	lision detected		-			
		collision detect					
bit 7-4	-	nted: Read as '					
bit 3			RAM Write C	Collision Flag bit			
		lision detected collision detect	he				
bit 2				Collision Flag bit			
		lision detected		Senielerr rug sit			
		collision detect	ed				
bit 1	XWCOL1: C	hannel 1 DMA	RAM Write C	collision Flag bit			
		lision detected collision detect	ed				
bit 0	XWCOL0: C	hannel 0 DMA	RAM Write C	collision Flag bit			
	1 - Write col	lision detected					
		collision detect					

REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0

www.DataSheet4U.com

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1		
_	_	—			LSTCI	H<3:0>			
bit 15							bit		
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0		
				PPST3	PPST2	PPST1	PPST0		
bit 7							bit		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'			
-n = Value a	It POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15-12	Unimplemen	ted: Read as '	0'						
bit 11-8	LSTCH<3:0>: Last DMA Channel Active bits								
	1111 = No DMA transfer has occurred since system Reset								
	1110-0100 = Reserved								
	0011 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 2								
	0001 = Last data transfer was by DMA Channel 1								
	0000 = Last c	lata transfer w	as by DMA Ch						
bit 7-4	0000 = Last o Unimplemen		•						
bit 7-4 bit 3	Unimplemen	ted: Read as '	•	annel 0					
	Unimplemen	ted: Read as ' nel 3 Ping-Pol	0' ng Mode Statu	annel 0					
	Unimplemen PPST3: Chan	ted: Read as ' nel 3 Ping-Pol 3 register selec	0' ng Mode Statu: cted	annel 0					
	Unimplemen PPST3: Chan 1 = DMA3ST8 0 = DMA3ST8	ted: Read as ' nel 3 Ping-Poi 3 register selec A register selec	0' ng Mode Statu: cted	annel 0 s Flag bit					
bit 3	Unimplemen PPST3: Chan 1 = DMA3ST4 0 = DMA3ST4 PPST2: Chan 1 = DMA2ST4	ted: Read as ⁴ nel 3 Ping-Pol 3 register selec A register selec nel 2 Ping-Pol 3 register selec	0' ng Mode Status cted cted ng Mode Status cted	annel 0 s Flag bit					
bit 3 bit 2	Unimplemen PPST3: Chan 1 = DMA3ST4 0 = DMA3ST4 PPST2: Chan 1 = DMA2ST4 0 = DMA2ST4	ted: Read as ⁴ nel 3 Ping-Pol 3 register selec A register selec nel 2 Ping-Pol 3 register selec A register selec	0' ng Mode Status cted ng Mode Status cted cted	annel 0 s Flag bit s Flag bit					
bit 3	Unimplemen PPST3: Chan 1 = DMA3ST4 0 = DMA3ST4 PPST2: Chan 1 = DMA2ST4 0 = DMA2ST4 PPST1: Chan	ted: Read as ⁴ nel 3 Ping-Poi 3 register selec A register selec nel 2 Ping-Poi 3 register selec A register selec nel 1 Ping-Poi	0' Ing Mode Status Sted Ing Mode Status Sted Sted Ing Mode Status	annel 0 s Flag bit s Flag bit					
bit 3 bit 2	Unimplemen PPST3: Chan 1 = DMA3ST4 0 = DMA3ST4 PPST2: Chan 1 = DMA2ST4 0 = DMA2ST4 PPST1: Chan 1 = DMA1ST8	ted: Read as ⁴ nel 3 Ping-Poi 3 register selec A register selec nel 2 Ping-Poi 3 register selec A register selec nel 1 Ping-Poi 3 register selec	0' Ing Mode Status Sted Ing Mode Status Sted Sted Ing Mode Status Sted	annel 0 s Flag bit s Flag bit					
bit 3 bit 2 bit 1	Unimplemen PPST3: Chan 1 = DMA3ST4 0 = DMA3ST4 PPST2: Chan 1 = DMA2ST4 0 = DMA2ST4 PPST1: Chan 1 = DMA1ST4 0 = DMA1ST4	ted: Read as ⁴ nel 3 Ping-Poi 3 register selec A register selec nel 2 Ping-Poi 3 register selec A register selec nel 1 Ping-Poi 3 register selec A register selec	o' ng Mode Status cted ng Mode Status cted cted ng Mode Status cted cted	annel 0 s Flag bit s Flag bit s Flag bit					
bit 3 bit 2	Unimplemen PPST3: Chan 1 = DMA3ST4 0 = DMA3ST4 PPST2: Chan 1 = DMA2ST4 0 = DMA2ST4 PPST1: Chan 1 = DMA1ST4 0 = DMA1ST4 PPST0: Chan	ted: Read as ⁴ nel 3 Ping-Poi 3 register selec A register selec nel 2 Ping-Poi 3 register selec nel 1 Ping-Poi 3 register selec A register selec nel 0 Ping-Poi	o' ng Mode Status cted ng Mode Status cted cted ng Mode Status cted cted ng Mode Status	annel 0 s Flag bit s Flag bit s Flag bit					
bit 3 bit 2 bit 1	Unimplemen PPST3: Chan 1 = DMA3ST4 0 = DMA3ST4 PPST2: Chan 1 = DMA2ST4 0 = DMA2ST4 PPST1: Chan 1 = DMA1ST4 0 = DMA1ST4	ted: Read as ⁴ nel 3 Ping-Poi 3 register selec A register selec nel 2 Ping-Poi 3 register selec A register selec A register selec A register selec nel 0 Ping-Poi 3 register selec	o' ng Mode Status cted ng Mode Status cted cted ng Mode Status cted cted ng Mode Status cted	annel 0 s Flag bit s Flag bit s Flag bit					

REGISTER 8-8: DMACS1: DMA CONTROLLER STATUS REGISTER 1

www.DataSheet4U.com

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD)R<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAI	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	t	U = Unimpleme	nted bit, rea	ad as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unkno	wn

REGISTER 8-9: DSADR: MOST RECENT DMA RAM ADDRESS

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

NOTES:

www.DataSheet4U.com


9.0 OSCILLATOR CONFIGURATION


- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 42. "Oscillator (Part IV)" (DS70307) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 oscillator system provides:

- External and internal oscillator options as clock sources
- An on-chip Phase-Locked Loop (PLL) to scale the internal operating frequency to the required system clock frequency
- An internal FRC oscillator that can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- A Clock Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection.
- · Auxiliary PLL for ADC and PWM

A simplified diagram of the oscillator system is shown in Figure 9-1.





www.DataSheet4U.com

9.1 CPU Clocking System

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices provide six system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with PLL
- Primary (XT, HS, or EC) Oscillator
- Primary Oscillator with PLL
- · Low-Power RC (LPRC) Oscillator
- FRC Oscillator with Postscaler
- Secondary (LP) Oscillator

9.1.1 SYSTEM CLOCK SOURCES

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz. User software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- EC (External Clock): The external clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The LPRC internal oscIllator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase-Locked Loop (PLL) to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 9.1.3 "PLL Configuration"**.

The FRC frequency depends on the FRC accuracy (see Table 27-20) and the value of the FRC Oscillator Tuning register (see Register 9-4).

9.1.2 SYSTEM CLOCK SELECTION

The oscillator source used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 24.1 "Configuration Bits" for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits. POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose among 12 different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected), Fosc, is divided by 2 to generate the device instruction clock (FcY) and the peripheral clock time base (FP). FcY defines the operating speed of the device and speeds up to 40 MHz are supported by the dsPIC33FJ32GS406/606/ 608/610 and dsPIC33FJ64GS406/606/608/610 architecture.

Instruction execution speed or device operating frequency, FCY, is given by Equation 9-1.

EQUATION 9-1: DEVICE OPERATING FREQUENCY

FCY = FOSC/2

TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

www.DataSheet4U.com

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	XX	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	XX	110	1
Low-Power RC Oscillator (LPRC)	Internal	XX	101	1
Secondary Oscillator (SOSC)	Secondary	XX	100	_
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	—
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	_
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	_
Primary Oscillator (XT)	Primary	01	010	_
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	XX	001	1
Fast RC Oscillator (FRC)	Internal	XX	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

9.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides significant flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected in the range of 0.8 MHz to 8 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor, 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor, 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS. For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by Equation 9-2.

EQUATION 9-2: Fosc CALCULATION

$$FOSC = FIN * \left(\frac{M}{N1*N2}\right)$$


For example, suppose a 10 MHz crystal is being used with the selected oscillator mode of XT with PLL (see Equation 9-3).

- If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz.
- If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.
- If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

EQUATION 9-3:	XT WITH PLL MODE
	EXAMPLE

FCY =
$$\frac{\text{FOSC}}{2} = \frac{1}{2} \left(\frac{10000000 * 32}{2 * 2} \right) = 40 \text{ MIPS}$$

FIGURE 9-2: dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 PLL BLOCK DIAGRAM



9.2 Auxiliary Clock Generation

The auxiliary clock generation is used for a peripherals that need to operate at a frequency unrelated to the system clock such as a PWM or ADC.

Note: To achieve 1.04 ns PWM resolution, the auxiliary clock must be set up for 120 MHz.

The primary oscillator and internal FRC oscillator sources can be used with an auxiliary PLL to obtain the auxiliary clock. The auxiliary PLL has a fixed 16x multiplication factor.

Note:	If the primary PLL is used as a source for
	the auxiliary clock, then the primary PLL
	should be configured up to a maximum
	operation of 30 MIPS or less.

9.3 Reference Clock Generation

The reference clock output logic provides the user with the ability to output a clock signal based on the system clock or the crystal oscillator on a device pin. The user application can specify a wide range of clock scaling prior to outputting the reference clock.

U-0	R-y	R-y	R-y	U-0	R/W-y	R/W-y	R/W-y			
		COSC<2:0>		_	-	NOSC<2:0>(2)				
oit 15							bit 8			
R/W-0	U-0	R-0	U-0	R/C-0	U-0	U-0	R/W-0			
CLKLOC		LOCK		CF	<u> </u>		OSWEN			
oit 7		Loon		0.			bit 0			
egend:		y = Value set fr	om Configu	ration bits on F	POR					
R = Reada	ble bit	W = Writable b	it	U = Unimple	mented bit, re	ad as '0'				
n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	own			
it 15	Unimpleme	nted: Read as '0'								
it 14-12	-	: Current Oscillat		bits (read-only	()					
		RC oscillator (FRC			/					
	001 = Fast F	RC oscillator (FRC) with PLL							
		ry oscillator (XT, I								
		ry oscillator (XT, I Idary oscillator (S		IIFLL						
	101 = Low-F	ower RC oscillate	or (LPRC)							
		RC oscillator (FRC								
		RC oscillator (FRC	-	e-by-n						
oit 11	•	nted: Read as '0'		(2)						
it 10-8		New Oscillator		S(-)						
		000 = Fast RC oscillator (FRC) 001 = Fast RC oscillator (FRC) with PLL								
		001 = Fast RC oscillator (FRC) with PLL 010 = Primary oscillator (XT, HS, EC)								
		ry oscillator (XT, I		h PLL						
		idary oscillator (S								
		ower RC oscillate RC oscillator (FRC		e-bv-16						
		RC oscillator (FRC								
it 7	CLKLOCK:	CLKLOCK: Clock Lock Enable bit								
		If clock switching is enabled and FSCM is disabled, (FOSC <fcksm> = 0b01):</fcksm>								
		vitching is disable								
it C		•		lock source ca	n be modified	by clock switching)			
oit 6 oit 5	-	nted: Read as '0'								
nt 5		LOCK: PLL Lock Status bit (read-only) 1 = Indicates that PLL is in lock, or PLL start-up timer is satisfied								
		that PLL is out c		•		L is disabled				
oit 4		nted: Read as '0'			0					
oit 3	-	ail Detect bit (read		pplication)						
		as detected clock								
	0 = FSCM h	as not detected of	clock failure							
oit 2-1	-	nted: Read as '0'								
oit O		cillator Switch Er								
		t oscillator switch or switch is compl		specified by N	IOSC<2:0> bit	S				
Note 1:		•	-			scillator (Part IV) web site) for deta				
2:	Direct clock swite	-	primary os	cillator mode w	ith PLL and FI	web site) for deta RCPLL mode are r	not pern			

2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0			
ROI		DOZE<2:0>		DOZEN ⁽¹⁾		FRCDIV<2:0>				
oit 15	Į						bit 8			
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PLLP	OST<1:0>				PLLPRE<4:	0>				
pit 7							bit (
_egend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit rea	ad as '0'				
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own			
bit 15		er on Interrupt b								
	 1 = Interrupts will clear the DOZEN bit and the processor clock/peripheral clock ratio is set to 1:1 0 = Interrupts have no effect on the DOZEN bit 									
	•	ts nave no eπec : Processor Clo								
bit 14-12	000 = Fcy/1			Select bits						
	000 = FCY/2									
	010 = Fcy/4									
	011 = Fcy/8									
	100 = Fcy/1 101 = Fcy/3									
	101 = FCY/3 110 = FCY/6									
	111 = Fcy/1									
oit 11	DOZEN: Do	ze Mode Enable	e bit ⁽¹⁾							
	 1 = DOZE<2:0> field specifies the ratio between the peripheral clocks and the processor clocks 0 = Processor clock/peripheral clock ratio forced to 1:1 									
oit 10-8	FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits									
	000 = FRC	divide by 1 (defa	ult)							
	001 = FRC (• •	,							
		010 = FRC divide by 4								
	011 = FRC divide by 8									
		100 = FRC divide by 16								
	101 = FRC divide by 32 110 = FRC divide by 64									
	111 = FRC (divide by 256								
oit 7-6	PLLPOST<	1:0>: PLL VCO	Output Divide	er Select bits (al	so denoted a	s 'N2', PLL postso	caler)			
	00 = Output									
	01 = Output									
	10 = Reserv 11 = Output	10 = Reserved								
oit 5		nted: Read as '	∩'							
bit 4-0	-			ıt Dividor bite (a	lea donatad a	s 'N1', PLL presc	alor)			
JIL 4-0				a Divider bits (a		IS INT, FLL PIESC	alei)			
	00000 = Inp 00001 = Inp	out/2 (default) out/3								
	•									
	•									
	•									
	11111 = Inp	out/33								
	· ···P									

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	_	—	_	_	—	_	PLLDIV<8>
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
10000	1000 0	10001		V<7:0>	1000 0	1010	10000
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unl	known
bit 15-9	Unimpleme	nted: Read as '	0'				
bit 8-0	PLLDIV<8:0 000000000 000000001 000000010	= 3	ck Divisor bits	(also denoted	as 'M', PLL m	ultiplier)	
	•						
	•	= 50 (default)					
	• 000110000 •	= 50 (default)					

111111111 **= 513**

٠

REGISTER 9-	4: OSCT	: OSCTUN: OSCILLATOR TUNING REGISTER									
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
		_		_		—	_				
bit 15							bit 8				
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	—			TUN	<5:0> ⁽¹⁾						
bit 7							bit 0				
Legend:											
R = Readable b	oit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value at P	OR	R '1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
bit 15-6	Unimplemen	ted: Read as '	0'								
bit 5-0	TUN<5:0>: FRC Oscillator Tuning bits ⁽¹⁾										
	011111 = Center frequency + 11.625% (8.23 MHz) 011110 = Center frequency + 11.25% (8.20 MHz)										
	•			,							
	•										
	•										
	000001 = Center frequency + 0.375% (7.40 MHz) 000000 = Center frequency (7.37 MHz nominal) 111111 = Center frequency -0.375% (7.345 MHz)										
	•										
	•										

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.

100001 = Center frequency -11.625% (6.52 MHz) 100000 = Center frequency -12% (6.49 MHz)

www.DataSheet4U.com

	R-0	R/W-1	U-0	U-0	R/W-1	R/W-1	R/W-1					
ENAPLL	APLLCK	SELACLK	_	_	A	PSTSCLR<2:0	>					
bit 15	1			4	L		bit 0					
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0					
ASRCSEL	FRCSEL		_	_			_					
bit 7												
Legend:												
R = Readable	bit	W = Writable bi	t	U = Unimpler	mented bit, read	l as '0'						
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15	ENAPLL: Auxiliary PLL Enable bit											
	1 = APLL is enabled 0 = APLL is disabled											
hit 1.4	0 = APLL is disabled APLLCK: APLL Locked Status bit (read-only)											
bit 14		that auxiliary PL		niy)								
		that auxiliary PL		ck								
bit 13	SELACLK: Select Auxiliary Clock Source for Auxiliary Clock Divider bit											
	1 = Auxiliary Oscillators provides the source clock for auxiliary clock divider											
	-	PLL (Fvco) provid		ce clock for au	xiliary clock div	ider						
bit 12-11	-	nted: Read as '0'										
bit 10-8	APSTSCLR<2:0>: Auxiliary Clock Output Divider bits											
	111 = Divided by 1											
	110 = Divided by 2 101 = Divided by 4											
	100 = Divide	d by 8										
	011 = Divided by 16											
		-l h., 00	010 = Divided by 32									
	010 = Divide											
		d by 64										
bit 7	010 = Divide 001 = Divide 000 = Divide	d by 64	Clock Sour	ce for Auxiliary	Clock bit							
bit 7	010 = Divide 001 = Divide 000 = Divide ASRCSEL: S 1 = Primary of	d by 64 d by 256 Select Reference oscillator is the clo		ce for Auxiliary	Clock bit							
	010 = Divide 001 = Divide 000 = Divide ASRCSEL: S 1 = Primary c 0 = No clock	d by 64 d by 256 Select Reference oscillator is the clo input is selected	ock source									
bit 7 bit 6	010 = Divide 001 = Divide 000 = Divide ASRCSEL: S 1 = Primary of 0 = No clock FRCSEL: Se	d by 64 d by 256 Select Reference oscillator is the clu input is selected elect Reference C	ock source lock Source									
	010 = Divide 001 = Divide 000 = Divide ASRCSEL: S 1 = Primary C 0 = No clock FRCSEL: Se 1 = Select FF	d by 64 d by 256 Select Reference oscillator is the clo input is selected	ock source lock Source iary PLL	for Auxiliary P	'LL bit							

www.DataSheet4U.com

REGISTER 9-6:	REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER								
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ROON		ROSSLP	ROSEL		RODIV	/<3:0> ⁽¹⁾			
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	_	—	—	—	—		
bit 7							bit 0		
Legend:									
R = Readable bit		W = Writable I	bit	U = Unimplei	mented bit, rea	d as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
1 =	Referenc	rence Oscillator e oscillator outp e oscillator outp	out enabled o	led on REFCLK0 pin					
bit 14 Uni	Unimplemented: Read as '0'								
1 =	DSSLP: Reference Oscillator Run in Sleep bit = Reference oscillator output continues to run in Sleep = Reference oscillator output is disabled in Sleep								
bit 12 RO	SEL: Refe	erence Oscillato	or Source Sel	ect bit					
		r crystal used as lock used as the							
111 111 110 110 101 101 100 100 011 011	0 = System clock used as the reference clock RODIV<3:0>: Reference Oscillator Divider bits ⁽¹⁾ 1111 = Reference clock divided by 32,768 1110 = Reference clock divided by 16,384 1101 = Reference clock divided by 8,192 1100 = Reference clock divided by 4,096 1011 = Reference clock divided by 2,048 1010 = Reference clock divided by 1,024 1001 = Reference clock divided by 512 1000 = Reference clock divided by 256 0111 = Reference clock divided by 128 0110 = Reference clock divided by 32 0100 = Reference clock divided by 32 0101 = Reference clock divided by 32 0102 = Reference clock divided by 32 0103 = Reference clock divided by 4								
000	1 = Refer	rence clock divid	•						

DECISTED & 6. DEEOOO FEEDENCE OCCULLATOR CONTROL RECIETER

Note 1: The reference oscillator output must be disabled (ROON = 0) before writing to these bits.

www.DataSheet4U.com

9.4 Clock Switching Operation

Applications are free to switch among any of the four clock sources (primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices have a safeguard lock built into the switch process.

Note: Primary oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from primary oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

9.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 24.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

9.4.2 OSCILLATOR SWITCHING SEQUENCE

To perform a clock switch, the following basic sequence is required:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit (OSCCON<0>) to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSC Status bits with the new value of the NOSC control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically

and the clock switch is aborted.

- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) Status bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC Status bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
 - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - 3: Refer to Section 42. "Oscillator (Part IV)" (DS70307) in the "dsPIC33F Family Reference Manual" for details.

9.5 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then, the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

10.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices can manage power consumption in four different ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- Software-Controlled Doze mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

10.1 Clock Frequency and Clock Switching

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/608/610 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0** "**Oscillator Configuration**".

10.2 Instruction-Based Power-Saving Modes

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake-up.

10.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate. This includes the items such as the input change notification on the I/O ports or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device will wake-up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP_MODE ; Put the device into SLEEP mode
PWRSAV #IDLE_MODE ; Put the device into IDLE mode

10.2.2 IDLE MODE

The following occur in Idle mode:

- · The CPU stops executing instructions.
- · The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.5 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device will wake-up from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- Any device Reset
- · A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

10.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this may not be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the CAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the CAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

10.4 PWM Power-Saving Features

Typically, many applications need either a high resolution duty cycle or phase offset (for fixed frequency operation) or a high resolution PWM period for variable frequency modes of operation (such as Resonant mode). Very few applications require both high resolution modes simultaneously.

The HRPDIS and the HRDDIS bits in the AUXCONx registers permit the user to disable the circuitry associated with the high resolution duty cycle and PWM period to reduce the operating current of the device.

If the HRDDIS bit is set, the circuitry associated with the high resolution duty cycle, phase offset, and dead time for the respective PWM generator is disabled. If the HRPDIS bit is set, the circuitry associated with the high resolution PWM period for the respective PWM generator is disabled.

When the HRPDIS bit is set, the smallest unit of measure for the PWM period is 8.32 ns.

If the HRDDIS bit is set, the smallest unit of measure for the PWM duty cycle, phase offset and dead time is 8.32 ns.

10.5 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and STATUS registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation). www.DataSheet4U.com

www.DataSheet4U.com

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0			
T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD ⁽¹⁾	_			
bit 15			2		42		bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0			
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD		C1MD	ADCMD			
bit 7		1					bit			
Legend:										
R = Readab	le bit	W = Writable I	oit	U = Unimplen	nented bit, rea	d as '0'				
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 15		r5 Module Disab								
		nodule is disable nodule is enable								
bit 14		r4 Module Disab								
	-	nodule is disable								
	0 = Timer4 module is enabled									
bit 13	T3MD: Timer3 Module Disable bit									
		nodule is disable								
1.1.40		nodule is enable								
bit 12	T2MD : Timer2 Module Disable bit 1 = Timer2 module is disabled									
	-	0 = Timer2 module is enabled								
bit 11	T1MD: Timer1 Module Disable bit									
	1 = Timer1 module is disabled									
	0 = Timer1 module is enabled									
bit 10		QEI1MD: QEI1 Module Disable bit								
		1 = QEI1 module is disabled 0 = QEI1 module is enabled								
bit 9		VM Module Disa	ble bit ⁽¹⁾							
	1 = PWM mo	odule is disabled								
	0 = PWM mo	odule is enabled								
bit 8	Unimpleme	nted: Read as '0)'							
bit 7	-	I2C1MD: I2C1 Module Disable bit								
	1 = I2C1 module is disabled									
bit 6		 I2C1 module is enabled U2MD: UART2 Module Disable bit 								
	1 = UART2 r	nodule is disable	ed							
	0 = UART2 r	0 = UART2 module is enabled								
bit 5		T1 Module Disal								
	-	nodule is disable nodule is enable								
bit 4		12 Module Is enable								
		dule is disabled								
		dule is enabled								

Note 1: Once the PWM module is re-enabled (PWMMD is set to '1' and then set to '0'), all PWM registers must be reinitialized.

www.DataSheet4U.com

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)

- bit 3 SPI1MD: SPI1 Module Disable bit
 - 1 = SPI1 module is disabled
 - 0 = SPI1 module is enabled
- bit 2 Unimplemented: Read as '0'
- bit 1 C1MD: ECAN1 Module Disable bit
 - 1 = ECAN1 module is disabled
 - 0 = ECAN1 module is enabled
- bit 0 ADCMD: ADC Module Disable bit
 - 1 = ADC module is disabled
 - 0 = ADC module is enabled
 - **Note 1:** Once the PWM module is re-enabled (PWMMD is set to '1' and then set to '0'), all PWM registers must be reinitialized.

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0								
_	_	_		IC4MD	IC3MD	IC2MD	IC1MD								
bit 15					•		bit 8								
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0								
0-0	0-0	0-0	0-0	OC4MD	OC3MD	OC2MD	OC1MD								
bit 7					COSMID	OOZWID	bit (
Legend:															
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'									
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown								
							-								
bit 15-12	Unimpleme	nted: Read as ') '												
bit 11	IC4MD: Input Capture 4 Module Disable bit														
	1 = Input Capture 4 module is disabled														
	0 = Input Ca	pture 4 module	is enabled												
bit 19	IC3MD: Inpu	it Capture 3 Moo	dule Disable bi	t											
	 1 = Input Capture 3 module is disabled 0 = Input Capture 3 module is enabled 														
bit 9	IC2MD: Input Capture 2 Module Disable bit														
		pture 2 module pture 2 module													
bit 8	IC1MD: Input Capture 1 Module Disable bit														
	1 = Input Capture 1 module is disabled														
	-	pture 1 module													
bit 7-4	-	nted: Read as '													
bit 3		tput Compare 4		le bit											
	 1 = Output Compare 4 module is disabled 0 = Output Compare 4 module is enabled 														
bit 2	OC3MD: Ou	tput Compare 3	Module Disab	le bit											
	 1 = Output Compare 3 module is disabled 0 = Output Compare 3 module is enabled 														
bit 1	OC2MD: Ou	tput Compare 2	Module Disab	le bit											
		Compare 2 modu Compare 2 modu													
bit 0	OC1MD: Ou	tput Compare 1	Module Disab	le bit											
							1 = Output Compare 1 module is disabled								
	0 = Output 0														

www.DataSheet4U.com

REGISTER [·]	10-3: PMD	3: PERIPHER	AL MODULE	E DISABLE C	ONTROL RE	GISTER 3		
U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	
_	_	—	_	—	CMPMD	—	_	
bit 15				•			bit 8	
U-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	
_	—	QEI2MD	_	—	—	I2C2MD	_	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable I	bit	U = Unimplen	nented bit, rea	d as '0'		
-n = Value at POR '1' = B		'1' = Bit is set	= Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-11	Unimplemented: Read as '0'
bit 10	CMPMD: Analog Comparator Module Disable bit
	1 = Analog Comparator module is disabled0 = Analog Comparator module is enabled
bit 9-6	Unimplemented: Read as '0'
bit 5	QEI2MD: QEI2 Module Disable bit
	1 = QEI2 module is disabled
	0 = QEI2 module is enabled
bit 4-2	Unimplemented: Read as '0'
bit 1	I2C2MD: I2C2 Module Disable bit
	1 = I2C2 module is disabled
	0 = I2C2 module is enabled
bit 0	Unimplemented: Read as '0'

REGISTER 10-4: PMD4: PERIPHERAL MODULE DISABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	_	—	—	—	—	_	—			
bit 15							bit 8			
U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0			
	_	_	—	REFOMD	—	_	—			
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = E$		x = Bit is unkr	Bit is unknown				

bit 15-4	Unimplemented: Read as '0'
bit 3	REFOMD: Reference Clock Generator

- **REFOMD**: Reference Clock Generator Module Disable bit 1 = Reference clock generator module is disabled
 - 0 = Reference clock generator module is enabled

bit 2-0 Unimplemented: Read as '0'

www.DataSheet4U.com

REGISTER	10-5: PMD6	6: PERIPHER	AL MODULE	DISABLE C	ONTROL RE	GISTER 6					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
PWM8MD	PWM7MD	PWM6MD	PWM5MD	PWM4MD	PWM3MD	PWM2MD	PWM1MD				
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	—	_	—	_	_	_	—				
bit 7							bit C				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	lown				
bit 15	1 = PWM Ger	WM Generator nerator 8 modu nerator 8 modu	le is disabled	ble bit							
bit 14	PWM7MD : PWM Generator 7 Module Disable bit										
	1 = PWM Generator 7 module is disabled										
		nerator 7 modu									
bit 13	PWM6MD: PWM Generator 6 Module Disable bit										
	1 = PWM Generator 6 module is disabled										
	0 = PWM Generator 6 module is enabled										
bit 12	PWM5MD: PWM Generator 5 Module Disable bit										
	1 = PWM Generator 5 module is disabled										
	0 = PWM Generator 5 module is enabled										
bit 11		WM Generator		ble bit							
	 1 = PWM Generator 4 module is disabled 0 = PWM Generator 4 module is enabled 										
L:1 40				L. L. 14							
bit 10		WM Generator		DIE DIT							
		nerator 3 modu nerator 3 modu									
bit 9	0 = PWM Generator 3 module is enabled										
bit 5	PWM2MD : PWM Generator 2 Module Disable bit 1 = PWM Generator 2 module is disabled										
		nerator 2 modu									
bit 8	PWM1MD: P	WM Generator	1 Module Disa	ble bit							
	1 = PWM Ger	nerator 1 modu	le is disabled								
	0 = PWM Ger	nerator 1 modu	le is enabled								
bit 7-0	Unimplemen	ted: Read as ')'								

www.DataSheet4U.com

REGISTER	R 10-6: PMD7	: PERIPHER	AL MODULE	E DISABLE C	ONTROL RE	GISTER 7			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
_				CMP4MD	CMP3MD	CMP2MD	CMP1MD		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
							PWM9MD		
bit 7							bit (
Legend:			L:4		antad bit was				
R = Readab		W = Writable			nented bit, read				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 11 bit 10	 CMP4MD: Analog Comparator 4 Module Disable bit 1 = Analog Comparator 4 module is disabled 0 = Analog Comparator 4 module is enabled CMP3MD: Analog Comparator 3 Module Disable bit 1 = Analog Comparator 3 module is disabled 								
bit 9	CMP2MD : An 1 = Analog C	 0 = Analog Comparator 3 module is enabled CMP2MD: Analog Comparator 2 Module Disable bit 1 = Analog Comparator 2 module is disabled 0 = Analog Comparator 2 module is enabled 							
bit 8	1 = Analog Co	CMP1MD : Analog Comparator 1 Module Disable bit 1 = Analog Comparator 1 module is disabled 0 = Analog Comparator 1 module is enabled							
bit 7-1	Unimplemen	ted: Read as ')'						
bit 0	PWM9MD: PWM Generator 9 Module Disable bit								
		nerator 9 modu nerator 9 modu							

- -

NOTES:

www.DataSheet4U.com

11.0 I/O PORTS

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "I/O Ports" (DS70193) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports


Generally a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.



11.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some digital-only port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (for example, 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

Refer to "**Pin Diagrams**" for the available pins and their functionality.

11.3 Configuring Analog Port Pins

The ADPCFG and TRIS registers control the operation of the Analog-to-Digital (A/D) port pins. The port pins that are to function as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The ADPCFG and ADPCFG2 registers have a default value of 0x000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP. An example is shown in Example 11-1.

11.5 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices to generate interrupt requests to the processor in response to a Change-Of-State (COS) on selected input pins. This feature can detect input Change-Of-States even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 30 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a Change-Of-State.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when the push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

EQUATION 11-1: PORT WRITE/READ EXAMPLE

MOV	OxFF00, WO	; Configure PORTB<15:8> as inputs
MOV	W0, TRISBB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
BTSS	PORTB, #13	; Next Instruction

www.DataShe

12.0 TIMER1

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer, which can serve as a time counter for the Real-Time Clock (RTC), or operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated from the low-power 32.767 kHz crystal oscillator available on the device
- Can be operated in Asynchronous Counter mode from an external clock source.
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

The unique features of Timer1 allow it to be used for Real-Time Clock (RTC) applications. A block diagram of Timer1 is shown in Figure 12-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode
- Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer modes are determined by the following bits:


- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

The timer control bit settings for different operating modes are given in the Table 12-1.

TABLE 12-1: TIMER MODE SETTING	TABLE 12-1:	TIMER MODE SETTINGS
--------------------------------	-------------	---------------------

Mode	TCS	TGATE	TSYNC
Timer	0	0	х
Gated Timer	0	1	х
Synchronous Counter	1	Х	1
Asynchronous Counter	1	х	0

FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



REGISTER 1	12-1: T1CO	N: TIMER1 C	ONTROL RI	EGISTER			w.Dulusilo		
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON		TSIDL	_			—	—		
bit 15							bi		
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0		
_	TGATE	TCKPS	S<1:0>		TSYNC	TCS	_		
bit 7		•					bi		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own		
bit 15	TON: Timer1	On bit							
	1 = Starts 16- 0 = Stops 16-								
bit 14	Unimplemer	nted: Read as '	0'						
bit 13	TSIDL: Stop	in Idle Mode bit	t						
	1 = Discontinue module operation when device enters Idle mode								
	0 = Continue	0 = Continue module operation in Idle mode							
bit 12-7	12-7 Unimplemented: Read as '0'								
bit 6	TGATE: Timer1 Gated Time Accumulation Enable bit								
	<u>When T1CS = 1:</u> This bit is ignored.								
	<u>When T1CS = 0:</u>								
		ne accumulation ne accumulation							
bit 5-4	TCKPS<1:0>	> Timer1 Input (Clock Prescal	e Select bits					
	11 = 1:256								
	10 = 1:64								
	01 = 1:8 00 = 1:1								
bit 3		nted: Read as '	0'						
oit 2	-			chronization Se	elect bit				
	TSYNC: Timer1 External Clock Input Synchronization Select bit When TCS = 1:								
	1 = Synchronize external clock input								
	0 = Do not synchronize external clock input								
	<u>When TCS = 0:</u> This bit is ignored.								
bit 1	•		Select hit						
	TCS : Timer1 Clock Source Select bit 1 = External clock from T1CK pin (on the rising edge)								
	0 = Internal clock (Fcy)								

www.DataSheet4U.com

13.0 TIMER2/3/4/5 FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

Timer2 and Timer4 are Type B timers that offer the following major features:

www.DataSheet4U.com

- A Type B timer can be concatenated with a Type C timer to form a 32-bit timer
- External clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

Figure 13-1 shows a block diagram of the Type B timer.


Timer3 and Timer5 are Type C timers that offer the following major features:

- A Type C timer can be concatenated with a Type B timer to form a 32-bit timer
- At least one Type C timer has the ability to trigger an A/D conversion.
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed before the prescaler


A block diagram of the Type C timer is shown in Figure 13-2.

Note: Timer3 is not available on all devices.

FIGURE 13-1: TYPE B TIMER BLOCK DIAGRAM (x = 2, 4)







www.DataSheet4U.com

The Timer2/3/4/5 modules can operate in one of the following modes:

- · Timer mode
- Gated Timer mode
- Synchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous Counter mode, the input clock is derived from the external clock input at the TxCK pin.

The timer modes are determined by the following bits:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TGATE (TxCON<6>): Timer Gate Control bit

Timer control bit settings for different operating modes are given in the Table 13-1.

TABLE 13-1: TIMER MOD	E SETTINGS
-----------------------	------------

Mode	TCS	TGATE	
Timer	0	0	
Gated Timer	0	1	
Synchronous Counter	1	x	

13.1 16-Bit Operation

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

13.2 32-Bit Operation

A 32-bit timer module can be formed by combining a Type B and a Type C 16-bit timer module. For 32-bit timer operation, the T32 control bit in the Type B Timer Control (TxCON<3>) register must be set. The Type C timer holds the most significant word (msw) and the Type B timer holds the least significant word (lsw) for 32-bit operation.

When configured for 32-bit operation, only the Type B Timer Control (TxCON) register bits are required for setup and control while the Type C Timer Control register bits are ignored (except the TSIDL bit).

For interrupt control, the combined 32-bit timer uses the interrupt enable, interrupt flag and interrupt priority control bits of the Type C timer. The interrupt control and status bits for the Type B timer are ignored during 32-bit timer operation.

The timers that can be combined to form a 32-bit timer are listed in Table 13-2.

TABLE 13-2: 32-BIT TIMER

Type B Timer (Isw)	Type C Timer (msw)
Timer2	Timer3
TImer4	Timer5


A block diagram representation of the 32-bit timer module is shown in Figure 13-3. The 32-timer module can operate in one of the following modes:

- · Timer mode
- Gated Timer mode
- Synchronous Counter mode

To configure the timer features for 32-bit operation:

- 1. Set the T32 control bit.
- Select the prescaler ratio for Timer2 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3 contains the most significant word of the value, while PR2 contains the least significant word.
- 5. If interrupts are required, set the interrupt enable bit, T3IE. Use the priority bits, T3IP<2:0>, to set the interrupt priority. While Timer2 controls the timer, the interrupt appears as a Timer3 interrupt.
- 6. Set the corresponding TON bit.





www.DataSheet4U/6980chip Technology Inc.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON	—	TSIDL	—	—		—	_				
oit 15							bit				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0				
0-0	TGATE	-	-	T32	0-0	TCS	0-0				
 bit 7	IGAIE	TCKP	5<1.02	132		103	bi				
Legend:											
R = Readabl		W = Writable		U = Unimplem							
n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own				
		A 14									
pit 15	TON: Timerx										
		1 (in 32-Bit Tim -bit TMRx:TMR									
	•	0 = Stops 32-bit TMRx:TMRy timer pair When T32 = 0 (in 16-Bit Timer mode):									
	1 = Starts 16-bit timer										
	0 = Stops 16-bit timer										
oit 14	-	ted: Read as '	0'								
oit 13	TSIDL: Stop in Idle Mode bit										
	•			vice enters Idle r	node						
		 1 = Discontinue timer operation when device enters Idle mode 0 = Continue timer operation in Idle mode 									
bit 12-7	Unimplemented: Read as '0'										
oit 6	TGATE: Timerx Gated Time Accumulation Enable bit										
	When TCS = 1:										
	This bit is ignored.										
	When TCS = 0:										
	1 = Gated time accumulation enabled										
	0 = Gated time accumulation disabled										
oit 5-4	TCKPS<1:0>: Timerx Input Clock Prescale Select bits										
	11 = 1:256 pr										
		10 = 1:64 prescale value									
	01 = 1:8 prescale value 00 = 1:1 prescale value										
bit 3	T32: 32-Bit Timerx Mode Select bit										
	1 = TMRx and TMRy form a 32-bit timer										
		d TMRy form s		t timer							
bit 2		ted: Read as '	•								
oit 1	-	TCS: Timerx Clock Source Select bit									
		 = External clock from TxCK pin = Internal clock (Fosc/2) 									
		. /									

www.DataSheet4U.com

www.DataSheet4U.com

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0					
TON ⁽²⁾	_	TSIDL ⁽¹⁾	_	_	—	—						
bit 15							bit 8					
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0					
—	TGATE ⁽²⁾	TCKPS<	:1:0> ⁽²⁾		—	TCS ⁽²⁾						
bit 7							bit (
Legend: R = Readab	la hit	M = Mritable k	.:+	II – Unimplor	nantad hit raa	d aa 'O'						
-n = Value a		W = Writable k '1' = Bit is set	אנ	'0' = Bit is cle	nented bit, rea		0.475					
-n = value a	IPUR	I = Bit is set		0 = Bit is cle	ared	x = Bit is unkn	own					
bit 15	TON: Timery	On hit(2)										
		TON: Timery On bit ⁽²⁾ 1 = Starts 16-bit Timery										
	0 = Stops 16-bit Timery											
bit 14	Unimplemen	Unimplemented: Read as '0'										
bit 13	TSIDL: Stop i	TSIDL: Stop in Idle Mode bit ⁽¹⁾										
		ue timer operati timer operation			mode							
bit 12-7	Unimplemen	ted: Read as '0)'									
bit 6	TGATE: Timery Gated Time Accumulation Enable bit ⁽²⁾											
	When TCS = 1:											
	This bit is ignored.											
	<u>When TCS = 0:</u> 1 = Gated time accumulation enabled											
	1 = Gated time accumulation enabled $0 = Gated time accumulation disabled$											
bit 5-4	TCKPS<1:0>	: Timery Input (Clock Presca	le Select bits ⁽²⁾								
	11 = 1:256 prescale value											
		10 = 1:64 prescale value										
		01 = 1:8 prescale value 00 = 1:1 prescale value										
bit 3-2	•		,,									
bit 1	•	Unimplemented: Read as '0' TCS: Timery Clock Source Select bit ⁽²⁾										
NIC 1	•	clock from TxCk										
	0 = Internal cl		· ٣.''									
	Unimplemented: Read as '0'											

REGISTER 13-2: TyCON: TIMER CONTROL REGISTER (y = 3, 5)

Note 1: When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

2: When the 32-bit timer operation is enabled (T32 = 1) in the Timer Control (TxCON<3>) register, these bits have no effect.

NOTES:

www.DataSheet4U.com

14.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "Input Capture" (DS70198) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices support up to two input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:


- www.DataSheet4U.com
 Simple Capture Event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin
- Capture timer value on every edge (rising and falling)
- · Prescaler Capture Event modes:
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select one of the two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- · 4-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Use of input capture to provide additional sources of external interrupts





14.1 Input Capture Registers

www.DataSheet4U.com

REGISTER 14-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER (x = 1, 2)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	ICSIDL	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR	ICI<1:0>		ICOV	ICBNE		ICM<2:0>	
bit 7							bit 0

Legend:	HC = Hardware Clearable	bit		
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13	ICSIDL: Input Capture Module Stop in Idle Control bit
	1 = Input capture module halts in CPU Idle mode
	0 = Input capture module continues to operate in CPU Idle mode
bit 12-8	Unimplemented: Read as '0'
bit 7	ICTMR: Input Capture Timer Select bits
	 1 = TMR2 contents are captured on capture event 0 = TMR3 contents are captured on capture event
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits
	11 = Interrupt on every fourth capture event
	10 = Interrupt on every third capture event
	01 = Interrupt on every second capture event
1.11.4	00 = Interrupt on every capture event
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)
	 1 = Input capture overflow occurred 0 = No input capture overflow occurred
hit 2	
bit 3	ICBNE: Input Capture Buffer Empty Status bit (read-only)
	 1 = Input capture buffer is not empty, at least one more capture value can be read 0 = Input capture buffer is empty
bit 2-0	ICM<2:0>: Input Capture Mode Select bits
	111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode. Rising edge detect-only, all other control bits are not applicable.
	110 = Unused (module disabled)
	101 = Capture mode, every 16th rising edge
	100 = Capture mode, every 4th rising edge
	011 = Capture mode, every rising edge 010 = Capture mode, every falling edge
	001 = Capture mode, every edge (rising and falling). ICI<1:0> bits do not control interrupt generation
	for this mode.
	000 = Input capture module turned off

15.0 OUTPUT COMPARE


- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Output Compare" (DS70209) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The output compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two Compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the Compare register value. The output compare module generates either a single output pulse, or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events.

The output compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without Fault Protection
- · PWM mode with Fault Protection

FIGURE 15-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



www.DataSheet4U.com

15.1 Output Compare Modes

Configure the Output Compare modes by setting the appropriate Output Compare Mode (OCM<2:0>) bits in the Output Compare Control (OCxCON<2:0>) register. Table 15-1 lists the different bit settings for the Output Compare modes. Figure 15-2 illustrates the output compare operation for various modes. The user


TABLE 15-1: OUTPUT COMPARE MODES

application must disable the associated timer when writing to the Output Compare Control registers to avoid malfunctions.

Note: See Section 13. "Output Compare" in the "dsPIC33F/PIC24H Family Reference Manual" (DS7029) for OCxR and OCxRS register restrictions.

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation
000	Module Disabled	Controlled by GPIO register	
001	Active-Low One-Shot	0	OCx rising edge
010	Active-High One-Shot	1	OCx falling edge
011	Toggle	Current output is maintained	OCx rising and falling edge
100	Delayed One-Shot	0	OCx falling edge
101	Continuous Pulse	0	OCx falling edge
110	PWM without Fault Protection	ʻ0', if OCxR is zero ʻ1', if OCxR is non-zero	No interrupt
111	PWM with Fault Protection	'0', if OCxR is zero'1', if OCxR is non-zero	OCFA falling edge for OC1 to OC4





U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
_	—	OCSIDL	—	_	—	—	—	
bit 15			·	-			bit 8	
U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	_	OCFLT	OCTSEL		OCM<2:0>		
bit 7							bit C	
Legend:		HC = Hardware	Clearable bit					
R = Readab	le bit	W = Writable bit		U = Unimple	mented bit. r	ead as '0'		
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unk		
bit 12-5 bit 4	0 = Output (Unimpleme OCFLT: PW 1 = PWM Fa	Compare x halts in Compare x continu onted: Read as '0' 'M Fault Condition ault condition has / Fault condition h	ies to operate i Status bit occurred (clear	n CPU Idle moo ed in hardware	only)	CM<2:0> = 111)		
bit 3	OCTSEL: C 1 = Timer3 i	output Compare Ti s the clock source s the clock source	mer Select bit for Compare x					
bit 2-0	111 = PWM 110 = PWM 101 = Initial 100 = Initial 011 = Comp 010 = Initial 001 = Initial	Output Compare I mode on OCx, Fa I mode on OCx, Fa ize OCx pin Iow, g ize OCx pin Iow, g pare event toggles ize OCx pin Iow, c ize OCx pin Iow, c ut compare channe	ault pin enabled ault pin disabled enerate continu enerate single OCx pin compare event ompare event	I d Jous output pul output pulse or forces OCx pir	ר OCx pin ו low	pin		

www.DataSheet4U/£988hip Technology Inc.

NOTES:

www.DataSheet4U.com

16.0 HIGH-SPEED PWM

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 50. "High-Speed PWM" (DS70579) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The High-Speed PWM module on the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices supports a wide variety of PWM modes and output formats. This PWM module is ideal for power conversion applications, such as:

- AC/DC Converters
- DC/DC Converters
- Power Factor Correction
- Uninterruptible Power Supply (UPS)
- Inverters
- Battery Chargers
- Digital Lighting

16.1 Features Overview

The High-Speed PWM module incorporates the following features:

- Two master time base modules
- · Up to nine PWM generators with up to 18 outputs
- Two PWM outputs per PWM generator
- Individual time base and duty cycle for each PWM output
- Duty cycle, dead time, phase shift, and frequency resolution of 1.04 ns at 40 MIPS
- Independent fault and current-limit inputs for eight PWM Outputs
- Redundant output
- True Independent output
- Center-Aligned PWM mode
- Output override control
- Chop mode (also known as Gated mode)
- Special Event Trigger
- Prescaler for input clock
- Dual trigger from PWM to Analog-to-Digital Converter (ADC) per PWM period
- PWMxL and PWMxH output pin swapping

- Independent PWM frequency, duty cycle, and phase shift changes
- Current compensation
- Enhanced Leading-Edge Blanking (LEB) functionality
- PWM Capture functionality
 - **Note:** Duty cycle, dead-time, phase shift and frequency resolution is 8.32 ns in Center-Aligned PWM mode.

Figure 16-1 conceptualizes the PWM module in a simplified block diagram. Figure 16-2 illustrates how the module hardware is partitioned for each PWM output pair for the Complementary PWM mode.

The PWM module contains nine PWM generators. The module has up to 18 PWM output pins: PWM1H, PWM1L, PWM2H, PWM2L, PWM3H, PWM3L, PWM4H, PWM4L, PWM5H, PWM5L, PWM6H, PWM6L, PWM7H, PWM7L, PWM8H, PWM8L, PWM9H, and PWM9L. For complementary outputs, these 18 I/O pins are grouped into H/L pairs.

16.2 Feature Description

The PWM module is designed for applications that require:

- High-resolution at high PWM frequencies
- The ability to drive Standard, Edge-Aligned, Center-Aligned Complementary mode, and Push-Pull mode outputs
- · The ability to create multiphase PWM outputs


For Center-Aligned mode, the duty cycle, period phase and dead-time resolutions will be 8.32 ns.


Two common, medium power converter topologies are push-pull and half-bridge. These designs require the PWM output signal to be switched between alternate pins, as provided by the Push-Pull PWM mode.

Phase-shifted PWM describes the situation where each PWM generator provides outputs, but the phase relationship between the generator outputs is specifiable and changeable.

Multiphase PWM is often used to improve DC/DC converter load transient response, and reduce the size of output filter capacitors and inductors. Multiple DC/DC converters are often operated in parallel, but phase-shifted in time. A single PWM output operating at 250 kHz has a period of 4 μ s, but an array of four PWM channels, staggered by 1 μ s each, yields an effective switching frequency of 1 MHz. Multiphase PWM applications typically use a fixed-phase relationship.

Variable phase PWM is useful in Zero Voltage Transition (ZVT) power converters. Here, the PWM duty cycle is always 50%, and the power flow is controlled by varying the relative phase shift between the two PWM generators.







16.3 Control Registers

The following registers control the operation of the High-Speed PWM module.

- PTCON: PWM Time Base Control Register
- PTCON2: PWM Clock Divider Select Register
- PTPER: Primary Master Time Base Period Register
- · SEVTCMP: PWM Special Event Compare Register
- STCON: PWM Secondary Master Time Base Control Register
- STCON2: PWM Secondary Clock Divider Select Register
- STPER: Secondary Master Time Base Period Register
- SSEVTCMP: PWM Secondary Special Event Compare Register
- CHOP: PWM Chop Clock Generator Register
- MDC: PWM Master Duty Cycle Register
- PWMCONx: PWM Control Register
- PDCx: PWM Generator Duty Cycle Register
- PHASEx: PWM Primary Phase Shift Register
- DTRx: PWM Dead Time Register
- · ALTDTRx: PWM Alternate Dead Time Register
- · SDCx: PWM Secondary Duty Cycle Register
- SPHASEx: PWM Secondary Phase Shift Register
- TRGCONx: PWM Trigger Control Register
- IOCONx: PWM I/O Control Register
- FCLCONx: PWM Fault Current-Limit Control Register
- TRIGx: PWM Primary Trigger Compare Value Register
- STRIGx: PWM Secondary Trigger Compare Value Register
- LEBCONx: Leading-Edge Blanking Control Register
- LEBDLYx: Leading-Edge Blanking Delay Register
- AUXCONx: PWM Auxiliary Control Register
- PWMCAPx: Primary PWM Time Base Capture Register

www.DataSheet4U.com

REGISTER 1	6-1: PTCO	N: PWM TIM	E BASE CO	NTROL REG	ISTER					
R/W-0	U-0	R/W-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0			
PTEN		PTSIDL	SESTAT	SEIEN	EIPU ⁽¹⁾	SYNCPOL ⁽¹⁾	SYNCOEN ⁽¹⁾			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SYNCEN ⁽¹⁾		SYNCSRC<2:0> ⁽¹⁾				PS<3:0> ⁽¹⁾	10000			
bit 7							bit 0			
Legend:		HC - Cloara	d in Hardwara	HS = Set in I	Hardwaro					
R = Readable	bit	W = Writable				n, se per				
-n = Value at P		'1' = Bit is se		U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown						
bit 15	PTEN: PWM Module Enable bit									
	1 = PWM mo									
	0 = PWM mo									
bit 14	Unimplemen			1.1.1						
bit 13	PTSIDL: PWM Time Base Stop in Idle Mode bit									
	1 = PWM time base halts in CPU Idle mode 0 = PWM time base runs in CPU Idle mode									
bit 12	SESTAT: Special Event Interrupt Status bit									
	1 = Special Event Interrupt is pending									
	0 = Special E	vent Interrupt	is not pending							
bit 11	SEIEN: Special Event Interrupt Enable bit									
	1 = Special E 0 = Special E									
bit 10	EIPU: Enable	EIPU: Enable Immediate Period Updates bit ⁽¹⁾								
			s updated imm pdates occur o	ediately on PWM cycle	boundaries					
bit 9	SYNCPOL: S	Synchronize In	put and Outpu	t Polarity bit ⁽¹⁾						
		SYNCO1 polar SYNCO1 is ac	rity is inverted tive-high	(active-low)						
			-							

REGISTER 16-1: PTCON: PWM TIME BASE CONTROL REGISTER

SYNCOEN: Primary Time Base Sync Enable bit⁽¹⁾

SYNCEN: External Time Base Synchronization Enable bit⁽¹⁾ 1 = External synchronization of primary time base is enabled 0 = External synchronization of primary time base is disabled **SYNCSRC<2:0>:** Synchronous Source Selection bits⁽¹⁾

1 = SYNCO1 output is enabled 0 = SYNCO1 output is disabled

the external synchronization input signal.

000 = SYNCI1 001 = SYNCI2 010 = SYNCI3 011 = SYNCI4 100 = Reserved 101 = Reserved 111 = Reserved www.DataSheet4U.com

www.DataSheethlik@Bthip Technology Inc.

bit 8

bit 7

bit 6-4

Note 1: These bits should be changed only when PTEN = 0. In addition, when using the SYNCIx feature, the user

application must program the period register with a value that is slightly larger than the expected period of

REGISTER 16-1: PTCON: PWM TIME BASE CONTROL REGISTER (CONTINUED)

Note 1: These bits should be changed only when PTEN = 0. In addition, when using the SYNCIx feature, the user application must program the period register with a value that is slightly larger than the expected period of the external synchronization input signal.

www.DataSheet4U.com

www.DataSheet4U.com

x = Bit is unknown

REGISTER 16-2: PTCON2: PWM CLOCK DIVIDER SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	_
bit 15		- -		·			bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—		—	P	CLKDIV<2:0> ⁽¹)
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplen	nented bit, read	as '0'	

'0' = Bit is cleared

bit 15-3 Unimplemented: Read as '0'

-n = Value at POR

bit 2-0 PCLKDIV<2:0>: PWM Input Clock Prescaler (Divider) Select bits⁽¹⁾

111 = Reserved

110 = Divide by 64, maximum PWM timing resolution

'1' = Bit is set

101 = Divide by 32, maximum PWM timing resolution

100 = Divide by 16, maximum PWM timing resolution

011 = Divide by 8, maximum PWM timing resolution

010 = Divide by 4, maximum PWM timing resolution

001 = Divide by 2, maximum PWM timing resolution

000 = Divide by 1, maximum PWM timing resolution (power-on default)

Note 1: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

REGISTER 16-3: PTPER: PRIMARY MASTER TIME BASE PERIOD REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			PTPE	R<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
			PTPE	ER<7:0>			
bit 7							bit C
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unkn			nown	

bit 15-0 PTPER<15:0>: Primary Master Time Base (PMTMR) Period Value bits

Note: The PWM time base has a minimum value of 0x0010, and a maximum value of 0xFFF8.

www.DataSheet4U.com

REGISTER 16-4: SEVTCMP: PWM SPECIAL EVENT COMPARE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SEVTC	MP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
		SEVTCMP<7:3>			—	—	_
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			nown

bit 15-3 SEVTCMP<15:3>: Special Event Compare Count Value bits

bit 2-0 Unimplemented: Read as '0'

U-0 U-0 U-0 HS/HC-0 R/W-0 R/W-0 R/W-0 R/W-0 EIPU⁽¹⁾ SESTAT SEIEN SYNCPOL SYNCOEN bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SYNCEN SYNCSRC<2:0> SEVTPS<3:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as '0' bit 12 SESTAT: Special Event Interrupt Status bit 1 = Secondary Special Event Interrupt is pending 0 = Secondary Special Event Interrupt is not pending SEIEN: Special Event Interrupt Enable bit bit 11 1 = Secondary Special Event Interrupt is enabled 0 = Secondary Special Event Interrupt is disabled EIPU: Enable Immediate Period Updates bit⁽¹⁾ bit 10 1 = Active Secondary Period register is updated immediately 0 = Active Secondary Period register updates occur on PWM cycle boundries bit 9 SYNCPOL: Synchronize Input and Output Polarity bit 1 = SYNCIx/SYNCO2 polarity is inverted (active-low) 0 = SYNCIx/SYNCO2 polarity is active-high bit 8 SYNCOEN: Secondary Master Time Base Sync Enable bit 1 = SYNCO2 output is enabled. 0 = SYNCO2 output is disabled bit 7 SYNCEN: External Secondary Master Time Base Synchronization Enable bit 1 = External synchronization of secondary time base is enabled 0 = External synchronization of secondary time base is disabled SYNCSRC<2:0>: Secondary Time Base Sync Source Selection bits bit 6-4 000 = SYNCI1 001 = SYNCI2 010 = SYNCI3 011 = SYNCI4 100 = Reserved 101 = Reserved 111 = Reserved bit 3-0 SEVTPS<3:0>: PWM Secondary Special Event Trigger Output Postscaler Select bits 1111 = 1:16 Postcale 0001 = 1:2 Postcale 0000 = 1:1 Postscale

REGISTER 16-5: STCON: PWM SECONDARY MASTER TIME BASE CONTROL REGISTER

Note 1: This bit only applies to the secondary master time base period.

www.DataSheet4U.com

www.DataSheet4U.com

x = Bit is unknown

REGISTER 16-6: STCON2: PWM SECONDARY CLOCK DIVIDER SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	—	_	_	—	—	
bit 15		•					bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	—	_	—	—	PCLKDIV<2:0>(1)		
bit 7		•					bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			

'0' = Bit is cleared

bit 15-3 Unimplemented: Read as '0'

-n = Value at POR

bit 2-0 PCLKDIV<2:0>: PWM Input Clock Prescaler (Divider) Select bits⁽¹⁾

'1' = Bit is set

111 = Reserved

110 = Divide by 64, maximum PWM timing resolution

101 = Divide by 32, maximum PWM timing resolution

100 = Divide by 16, maximum PWM timing resolution

O11 = Divide by 8, maximum PWM timing resolution

 $\tt 010$ = Divide by 4, maximum PWM timing resolution

001 = Divide by 2, maximum PWM timing resolution

000 = Divide by 1, maximum PWM timing resolution (power-on default)

Note 1: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

REGISTER 16-7: STPER: SECONDARY MASTER TIME BASE PERIOD REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			STPE	R<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
			STPE	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at P	POR	'1' = Bit is set	set '0' = Bit is cleared x = Bit is unknown			nown	

bit 15-0 STPER<15:0>: Secondary Master Time Base (SMTMR) Period Value bits

www.DataSheet4U.com

REGISTER 16-8: SSEVTCMP: PWM SECONDARY SPECIAL EVENT COMPARE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SSEVTC	MP<15:8>			
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
SSEVTCMP<7:3>					—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3SSEVTCMP<15:3>: Special Event Compare Count Value bitsbit 2-0Unimplemented: Read as '0'

REGISTER 16-9: CHOP: PWM CHOP CLOCK GENERATOR REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
CHPCLKEN	—	—	—	—	—	CHOF	9:8>
bit 15 b						bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
		CHOP<7:3>			—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	CHPCLKEN: Enable Chop Clock Generator bit
	 1 = Chop clock generator is enabled 0 = Chop clock generator is disabled
bit 14-10	Unimplemented: Read as '0'
bit 9-3	CHOP<9:3>: Chop Clock Divider bits
	Value in 8.32 ns increments. The frequency of the chop clock signal is given by the following expression:
	Chop Frequency = 1/(16.64 * (CHOP<7:3> + 1) * Primary Master PWM Input Clock Period)
Noto: 7	The characteristic approximates with the primary $P(M)$ clock proceeder (PCLKDIVL<20) in the

Note: The chop clock generator operates with the primary PWM clock prescaler (PCLKDIVL<2:0>) in the PTCON2 register.

www.DataSheet4U.com

REGISTER 16-10: MDC: PWM MASTER DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MDC	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MD	C<7:0>			
bit 7							bit C
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkr	nown	

bit 15-0 MDC<15:0>: Master PWM Duty Cycle Value bits

Note 1: The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0009, while the maximum pulse width generated corresponds to a value of Period - 0x0008.

2: As the Duty Cycle gets closer to 0% or 100% of the PWM Period (0 to 40 ns, depending on the mode of operation), PWM Duty Cycle resolution will increase from 1 to 3 LSBs.

www.DataSheet4U.com

HS/HC-0	HS/HC-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTSTAT ⁽¹) CLSTAT ⁽¹⁾	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB ⁽³⁾	MDCS ⁽³⁾
bit 15	·						bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
DT	C<1:0>	DTCP ⁽⁴⁾	—	MTBS	CAM ^(2,3)	XPRES ⁽⁵⁾	IUE
bit 7							bit 0
Logondy			l in Hardware	LIC - Cot in L	lardwara		
Legend: R = Readab	la hit	W = Writable					
				0 = 0 of the formula 0 of t	mented bit, read		0.00
-n = Value a	IPOR	'1' = Bit is set		0 = Bit is cle	ared	x = Bit is unkr	IOWN
bit 15	FI TSTAT: Fa	ult Interrupt Sta	atus bit(1)				
		rrupt is pending					
	0 = No Fault	interrupt is pen	ding				
		ared by setting		(4)			
bit 14		rent-Limit Inter	-	(1)			
		mit interrupt is nt-limit interrupt					
		ared by setting					
bit 13		rigger Interrupt					
		terrupt is pend					
		r interrupt is pe					
1.1.40		ared by setting					
bit 12		It Interrupt Ena					
		rrupt is enabled rrupt is disable		T bit is cleared	ł		
bit 11		ent-Limit Interru			-		
		mit interrupt er	•				
	0 = Current-li	mit interrupt dis	sabled and CL	STAT bit is cle	ared		
bit 10	TRGIEN: Trig	ger Interrupt E	nable bit				
		event generate vent interrupts			hit is cleared		
bit 9		dent Time Bas			bit is cleared		
bit 0				time base peri	od for this PWN	l generator	
		egister provide				9	
bit 8	MDCS: Maste	er Duty Cycle F	Register Select	t bit ⁽³⁾			
					PWM generator PWM generator		
				y 5yole intoithe		in generator	
Note 1:	Software must cle	ear the interrup	t status here, a	and in the corr	esponding IFS	bit in the Interru	pt Controller.
	The Independent CAM bit is ignore		de (ITB = 1) m	ust be enable	d to use Center	-Aligned mode.	If ITB = 0, the
3: -	These bits should	I not be change	ed after the PV	VM is enabled	(PTEN = 1).		
	For DTCP to be a	-				signored	

REGISTER 16-11: PWMCONx: PWM CONTROL REGISTER

- **4:** For DTCP to be effective, DTC<1:0> must be set to '11'; otherwise, DTCP is ignored.
- 5: To operate in External Period Reset mode, configure FCLCONx<CLMOD> = 0 and PWMCONx<ITB> = 1.

www.DataSheet4U.com REGISTER 16-11: PWMCONx: PWM CONTROL REGISTER (CONTINUED) bit 7-6 DTC<1:0>: Dead Time Control bits 11 = Dead Time Compensation mode 10 = Dead time function is disabled 01 = Negative dead time actively applied for Complementary Output mode 00 = Positive dead time actively applied for all output modes bit 5 DTCP: Dead Time Compensation Polarity bit⁽⁴⁾ 1 = If DTCMPx = 0, PWMxL is shortened, and PWMxH is lengthened If DTCMPx = 1, PWMxH is shortened, and PWMxL is lengthened 0 = If DTCMPx = 0, PWMxH is shortened, and PWMLx is lengthened If DTCMPx = 1, PWMxL is shortened, and PWMxH is lengthened bit 4 Unimplemented: Read as '0' bit 3 MTBS: Master Time Base Select bit 1 = PWM generator uses the secondary master time base for synchronization and the clock source for the PWM generation logic (if secondary time base is available) 0 = PWM generator uses the primary master time base for synchronization and the clock source for the PWM generation logic bit 2 **CAM:** Center-Aligned Mode Enable bit^(2,3) 1 = Center-Aligned mode is enabled 0 = Edge-Aligned mode is enabled XPRES: External PWM Reset Control bit⁽⁵⁾ bit 1 1 = Current-limit source resets the time base for this PWM generator if it is in Independent Time Base mode 0 = External pins do not affect PWM time base bit 0 IUE: Immediate Update Enable bit 1 = Updates to the active MDC/PDCx/SDCx registers are immediate 0 = Updates to the active PDCx registers are synchronized to the PWM time base Note 1: Software must clear the interrupt status here, and in the corresponding IFS bit in the Interrupt Controller. 2: The Independent Time Base mode (ITB = 1) must be enabled to use Center-Aligned mode. If ITB = 0, the

3: These bits should not be changed after the PWM is enabled (PTEN = 1).

CAM bit is ignored.

- 4: For DTCP to be effective, DTC<1:0> must be set to '11'; otherwise, DTCP is ignored.
- 5: To operate in External Period Reset mode, configure FCLCONx<CLMOD> = 0 and PWMCONx<ITB> = 1.

REGISTER 16-12: PDCx: PWM GENERATOR DUTY CYCLE REGISTER

www.DataSheet4U.com

bit 7							bit C
			PDCx	<7:0>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
			PDCx	<15:8>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 PDCx<15:0>: PWM Generator # Duty Cycle Value bits

- Note 1: In Independent PWM mode, the PDCx register controls the PWMxH duty cycle only. In the Complementary, Redundant and Push-Pull PWM modes, the PDCx register controls the duty cycle of both the PWMxH and PWMxL.
 - **2:** The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0009, while the maximum pulse width generated corresponds to a value of Period 0x0008.
 - **3:** As the Duty Cycle gets closer to 0% or 100% of the PWM Period (0 to 40 ns, depending on the mode of operation), PWM Duty Cycle resolution will increase from 1 to 3 LSBs.

REGISTER 16-13: SDCx: PWM SECONDARY DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SDCx	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SDC×	<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **SDCx<15:0>:** Secondary Duty Cycle bits for PWMxL Output Pin

Note 1:	The SDCx register is used in Independent PWM mode only. When used in Independent PWM mode, the SDCx register controls the PWMxL duty cycle.
2:	The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0009, while the maximum pulse width generated corresponds to a value of Period - 0x0008.
3:	As the Duty Cycle gets closer to 0% or 100% of the PWM Period (0 to 40 ns, depending on the mode of operation), PWM Duty Cycle resolution will increase from 1 to 3 LSBs.

www.DataSheet4U.com

REGISTER 16-14: PHASEX: PWM PRIMARY PHASE SHIFT REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		PHASE	x<15:8>			
						bi
DAM 0	D/M/ O	DAM 0		D/M/ O	D/M/ 0	DAM 0
R/W-0	R/W-0			R/W-0	R/W-0	R/W-0
10000	10100			10000	10100	100
						bi
	R/W-0 R/W-0		R/W-0 R/W-0 R/W-0	PHASEx<15:8>	PHASEx<15:8> R/W-0 R/W-0 R/W-0 R/W-0	PHASEx<15:8> R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PHASEx<15:0>:** PWM Phase Shift Value or Independent Time Base Period bits for the PWM Generator

Note 1: If PWMCONx<ITB> = 0, the following applies based on the mode of operation:

- Complementary, Redundant and Push-Pull Output mode (IOCONx<PMOD> = 00, 01, or 10) PHASEx<15:0> = Phase shift value for PWMxH and PWMxL outputs
- True Independent Output mode (IOCONx<PMOD> = 11) PHASEx<15:0> = Phase shift value for PWMxL only
- **2:** If PWMCONx<ITB> = 1, the following applies based on the mode of operation:
 - Complementary, Redundant, and Push-Pull Output mode (IOCONx<PMOD> = 00, 01, or 10) PHASEx<15:0> = Independent time base period value for PWMxH and PWMxL
 - True Independent Output mode (IOCONx<PMOD> = 11) PHASEx<15:0> = Independent time base period value for PWMxL only
 - The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period - 0x0008.

www.DataSheet4U.com

REGISTER 16-15: SPHASEx: PWM SECONDARY PHASE SHIFT REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SPHAS	Ex<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SPHAS	SEx<7:0>			
bit 7							bit C
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is u		x = Bit is unkr	nown	

bit 15-0 SPHASEx<15:0>: Secondary Phase Offset bits for PWMxL Output Pin (used in Independent PWM mode only)

Note 1: If PWMCONx<ITB> = 0, the following applies based on the mode of operation:

- Complementary, Redundant and Push-Pull Output mode (IOCONx<PMOD> = 00, 01, or 10) SPHASEx<15:0> = Not used
- True Independent Output mode (IOCONx<PMOD> = 11) PHASEx<15:0> = Phase shift value for PWMxL only
- **2:** If PWMCONx<ITB> = 1, the following applies based on the mode of operation:
 - Complementary, Redundant and Push-Pull Output mode (IOCONx<PMOD> = 00, 01, or 10) SPHASEx<15:0> = Not used
 - True Independent Output mode (IOCONx<PMOD> = 11) PHASEx<15:0> = Independent time base period value for PWMxL only

www.DataSheet4U.com

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			DTRx	<13:8>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DTF	2x<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set		'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow			nown

REGISTER 16-16: DTRx: PWM DEAD TIME REGISTER

bit 15-14 Unimplemented: Read as '0'

bit 13-0 DTRx<13:0>: Unsigned 14-bit Dead Time Value bits for PWMx Dead Time Unit

REGISTER 16-17: ALTDTRx: PWM ALTERNATE DEAD TIME REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_			ALTDTR	x<13:8>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ALTD	⁻ Rx<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimplem	ented bit, read	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	nown

bit 15-14 Unimplemented: Read as '0'

bit 13-0 ALTDTRx<13:0>: Unsigned 14-bit Dead Time Value bits for PWMx Dead Time Unit

www.DataSheet4U.com

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	TRGD	IV<3:0>		—			_
bit 15							bit
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DTM ⁽¹⁾				TRGST	RT<5:0>		
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15-12		0>: Trigger # Ou	-				
		ger output for ev					
		ger output for ev					
		ger output for ev ger output for ev					
		ger output for ev	,				
		ger output for ev					
		ger output for ev					
		ger output for ev	,				
		ger output for ev ger output for ev					
		ger output for ev					
		ger output for ev					
		ger output for ev					
		ger output for ev					
		ger output for ev					
bit 11-8		ger output for ev nted: Read as '		ent			
bit 7		Frigger Mode bit					
		ary trigger event		with the primar	v trigger overt t	o croato DWM	riggor
		ary trigger event					
		PWM triggers a			ary angger ever		in anggon. It
bit 6	•	nted: Read as '	•				
bit 5-0	TRGSTRT<	5:0>: Trigger Po	stscaler Starl	Enable Select	bits		
		/ait 63 PWM cyc				after the module	e is enabled
	•	ý	0	2			
	•						
	•						
	000010 = W			anating the first	trigger event a	fter the module	is enabled
		/ait 2 PWM cycle	es before gen	ierating the first	angger event a		
		/ait 2 PWM cycle /ait 1 PWM cycle					

REGISTER 16-18: TRGCONX: PWM TRIGGER CONTROL REGISTER

Note 1: The secondary PWM generator cannot generate PWM trigger interrupts.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PENH	PENL	POLH	POLL	PMOD	<1:0> ⁽¹⁾	OVRENH	OVRENL
bit 15	÷	•					bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OVRE	DAT<1:0>	FLTDA	AT<1:0>	CLDA	Г<1:0>	SWAP	OSYNC
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15	1 = PWM mo	xH Output Pin dule controls F dule controls F					
bit 14	1 = PWM mo	kL Output Pin dule controls F dule controls F					
bit 13	1 = PWMxH p	xH Output Pin oin is active-lo oin is active-hi	w				
bit 12	1 = PWMxL p	kL Output Pin bin is active-lov bin is active-hig	N				
bit 11-10	11 = PWM I/0 10 = PWM I/0 01 = PWM I/0	D pin pair is in D pin pair is in D pin pair is in	the Push-Pull the Redundan	pendent Output			
bit 9	1 = OVRDAT	<1> provides of	for PWMxH P data for output s data for PWI	on PWMxH pin			
bit 8	1 = OVRDAT	<0> provides of	for PWMxL Pin data for output es data for PWI	on PWMxL pin			
bit 7-6	If OVERENH	= 1, OVRDAT	<1> provides of	L Pins if Overric data for PWMxH lata for PWMxL	1	bits	
bit 5-4	FCLCONx <if If Fault active</if 	LTMOD> = 0: , then FLTDAT	Normal Fault	WMxL Pins if F <u>mode</u> state for PWMx state for PWMx	н	abled bits	
	FCLCONx <if< td=""><td></td><td>Independent F</td><td></td><td></td><td></td><td></td></if<>		Independent F				

REGISTER 16-19: IOCONX: PWM I/O CONTROL REGISTER

www.DataSheet4U.com

2: State represents the active/inactive state of the PWM depending on the POLH and POLL bit settings.

Note 1: These bits should not be changed after the PWM module is enabled (PTEN = 1).

www.DataSheet4U.com

REGISTER 16-19: IOCONx: PWM I/O CONTROL REGISTER (CONTINUED)

bit 3-2	CLDAT<1:0>: State ⁽²⁾ for PWMxH and PWMxL Pins if CLMOD is Enabled bits
	FCLCONx <ifltmod> = 0: Normal Fault mode</ifltmod>
	If current-limit active, then CLDAT<1> provides state for PWMxH
	If current-limit active, then CLDAT<0> provides state for PWMxL
	<u>FCLCONx<ifltmod> = 1: Independent Fault mode</ifltmod></u> CLDAT<1:0> is ignored
bit 1	SWAP: SWAP PWMxH and PWMxL pins bit
	1 = PWMxH output signal is connected to PWMxL pins; PWMxL output signal is connected to PWMxH pins
	0 = PWMxH and PWMxL pins are mapped to their respective pins
bit 0	OSYNC: Output Override Synchronization bit
	1 = Output overrides via the OVRDAT<1:0> bits are synchronized to the PWM time base
	0 = Output overrides via the OVDDAT<1:0> bits occur on next CPU clock boundary

- **Note 1:** These bits should not be changed after the PWM module is enabled (PTEN = 1).
 - 2: State represents the active/inactive state of the PWM depending on the POLH and POLL bit settings.

www.DataSheet4U.com

REGISTER 16-20: TRIGX: PWM PRIMARY TRIGGER COMPARE VALUE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TRGCI	MP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
		TRGCMP<7:3>				—	—
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable I	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

When the primary PWM functions in local time base, this register contains the compare values that can trigger the ADC module.

bit 2-0 Unimplemented: Read as '0'

www.DataSheet4U.com

REGISTER 16-21: FCLCONx: PWM FAULT CURRENT-LIMIT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IFLTMOD		C		CLPOL ⁽¹⁾	CLMOD		
bit 15			•	bit 8			

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	FL	TSRC<4:0> ^{(2,3}	FLTPOL ⁽¹⁾	FLTMC)D<1:0>		
bit 7					bit 0		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 IFLTMOD: Independent Fault Mode Enable bit

- 1 = Independent Fault mode: Current-limit input maps FLTDAT<1> to PWMxH output, and Fault input maps FLTDAT<0> to PWMxL output. The CLDAT<1:0> bits are not used for override functions.
- 0 = Normal Fault mode: Current-Limit mode maps CLDAT<1:0> bits to the PWMxH and PWMxL outputs. The PWM Fault mode maps FLTDAT<1:0> to the PWMxH and PWMxL outputs.
- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.
 - 2: When Independent Fault mode is enabled (IFLTMOD = 1), and Fault 1 is used for Current-Limit mode (CLSRC<4:0> = b0000), the Fault Control Source Select bits (FLTSRC<4:0>) should be set to an unused Fault source to prevent Fault 1 from disabling both the PWMxL and PWMxH outputs.
 - 3: When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Fault mode (FLTSRC<4:0> = b0000), the Current-Limit Control Source Select bits (CLSRC<4:0>) should be set to an unused current-limit source to prevent the current-limit source from disabling both the PWMxH and PWMxL outputs.

www.DataSheet4U.com

REGISTER 16-21: FCLCONX: PWM FAULT CURRENT-LIMIT CONTROL REGISTER (CONTINUED)

bit 14-10 **CLSRC<4:0>:** Current-Limit Control Signal Source Select bits for PWM Generator $\#^{(2,4)}$. These bits also specify the source for the dead time compensation input signal, DTCMPx.

	These bits also specify the source for the dead time compensa
	11111 = Reserved
	11110 = Fault 23
	11101 = Fault 22
	11100 = Fault 21
	11011 = Fault 20
	11010 = Fault 19
	11001 = Fault 18
	11000 = Fault 17
	10111 = Fault 16
	10110 = Fault 15
	10101 = Fault 14
	10100 = Fault 13
	10011 = Fault 12
	10010 = Fault 11
	10001 = Fault 10
	10000 = Fault 9
	01111 = Fault 8
	01110 = Fault 7
	01101 = Fault 6
	01100 = Fault 5
	01011 = Fault 4
	01010 = Fault 3
	01001 = Fault 2
	01000 = Fault 1
	00111 = Reserved
	00110 = Reserved
	00101 = Reserved
	00100 = Reserved
	00011 = Analog Comparator 4
	00010 = Analog Comparator 3
	00001 = Analog Comparator 2
	00000 = Analog Comparator 1
bit 9	CLPOL: Current-Limit Polarity bit for PWM Generator # ⁽¹⁾
	1 = The selected current-limit source is active-low
	0 = The selected current-limit source is active-high
bit 8	CLMOD: Current-Limit Mode Enable bit for PWM Generator #
	1 = Current-Limit mode is enabled
	0 = Current-Limit mode is disabled

- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.
 - 2: When Independent Fault mode is enabled (IFLTMOD = 1), and Fault 1 is used for Current-Limit mode (CLSRC<4:0> = b0000), the Fault Control Source Select bits (FLTSRC<4:0>) should be set to an unused Fault source to prevent Fault 1 from disabling both the PWMxL and PWMxH outputs.
 - **3:** When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Fault mode (FLTSRC<4:0> = b0000), the Current-Limit Control Source Select bits (CLSRC<4:0>) should be set to an unused current-limit source to prevent the current-limit source from disabling both the PWMxH and PWMxL outputs.

REGISTER 16-21: FCLCONx: PWM FAULT CURRENT-LIMIT CONTROL REGISTER (CONTINUED)

bit 7-3

FLTSRC<4:0>: Fault Control Signal Source Select bits for PWM Generator #(2,4)

- 11111 = Reserved 11110 = Fault 23 11101 = Fault 22 11100 = Fault 21 11011 = Fault 20 11010 = Fault 19 11001 = Fault 18 11000 = Fault 17 10111 = Fault 16 10110 = Fault 15 10101 = Fault 14 10100 = Fault 13 10011 = Fault 12 10010 = Fault 11 10001 = Fault 10 10000 = Fault 9 01111 = Fault 8 01110 = Fault 7 01101 = Fault 6 01100 = Fault 5 01011 = Fault 4 01010 = Fault 3 01001 = Fault 2 01000 = Fault 1 00111 = Reserved 00110 = Reserved 00101 = Reserved 00100 = Reserved 00011 = Analog Comparator 4 00010 = Analog Comparator 3 00001 = Analog Comparator 2 00000 = Analog Comparator 1 bit 2 FLTPOL: Fault Polarity bit for PWM Generator #(1) 1 = The selected Fault source is active-low 0 = The selected Fault source is active-high bit 1-0 FLTMOD<1:0>: Fault Mode bits for PWM Generator # 11 = Fault input is disabled 10 = Reserved 01 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle) 00 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (latched condition)
 - **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.
 - 2: When Independent Fault mode is enabled (IFLTMOD = 1), and Fault 1 is used for Current-Limit mode (CLSRC<4:0> = b0000), the Fault Control Source Select bits (FLTSRC<4:0>) should be set to an unused Fault source to prevent Fault 1 from disabling both the PWMxL and PWMxH outputs.
 - **3:** When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Fault mode (FLTSRC<4:0> = b0000), the Current-Limit Control Source Select bits (CLSRC<4:0>) should be set to an unused current-limit source to prevent the current-limit source from disabling both the PWMxH and PWMxL outputs.

www.DataSheet4U.com

REGISTER 16-22: STRIGX: PWM SECONDARY TRIGGER COMPARE VALUE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			STRGC	MP<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
		STRGCMP<7:3>			_	—	—	
bit 7							bit (
Legend:								
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' =		'1' = Bit is set	= Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-3 STRGCMP<15:3>: Secondary Trigger Compare Value bits When the secondary PWM functions in local time base, this register contains the compare values that can trigger the ADC module.

bit 2-0 Unimplemented: Read as '0'

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0			
PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	—	—			
pit 15	·	·					bit			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
		BCH	BCL	BPHH	BPHL	BPLH	BPLL			
oit 7		Boll	DOL	Di ilii	DITIE	DI LIT	bit			
_egend:										
R = Readabl		W = Writable			nented bit, read					
n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
oit 15		H Rising Edge								
				ading-Edge Bla edge of PWMx						
oit 14	0	H Falling Edge	0							
	1 = Falling e	dge of PWMxH	will trigger Le	eading-Edge Bla						
	•	v	•	g edge of PWM>	κH					
pit 13		PLR: PWMxL Rising Edge Trigger Enable bit 1 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter								
				ading-Edge Blai						
oit 12	•	PLF: PWMxL Falling Edge Trigger Enable bit								
	1 = Falling edge of PWMxL will trigger Leading-Edge Blanking counter									
bit 11	•	0 = Leading-Edge Blanking ignores falling edge of PWMxL								
אנ דו		FLTLEBEN: Fault Input Leading-Edge Blanking Enable bit 1 = Leading-Edge Blanking is applied to selected fault input								
				l to selected faul						
pit 10	CLLEBEN: Current-Limit Leading-Edge Blanking Enable bit									
	 Leading-Edge Blanking is applied to selected current-limit input Leading-Edge Blanking is not applied to selected current-limit input 									
oit 9-6	Unimplemented: Read as '0'									
oit 5	BCH: Blankir	ng in Selected-I	Blanking Sign	al High Enable	bit ⁽¹⁾					
				fault input signa	als) when select	ed blanking sig	inal is high			
		ing when selec	•	• •	(1)					
bit 4		•		al Low Enable b		ad blanking aid	unal ia law			
	 1 = State blanking (of current-limit and/or fault input signals) when selected blanking signal is low 0 = No blanking when selected blanking signal is low 									
oit 3	BPHH: Blank	BPHH: Blanking in PWMxH High Enable bit								
		1 = State blanking (of current-limit and/or fault input signals) when PWMxH output is high								
		ing when PWM	-	-						
bit 2		BPHL: Blanking in PWMxH Low Enable bit 1 = State blanking (of current-limit and/or fault input signals) when PWMxH output is low								
		ing when PWM			als) when P wivis		v			
oit 1		ing in PWMxL	•							
	1 = State bla	-	nt-limit and/or	fault input signa	als) when PWM>	L output is hig	h			
oit O		ing in PWMxL I	-	-						
		-		fault input signa	als) when PWM>	L output is low	/			
		ing when PWM			-	-				

Note 1: The blanking signal is selected via the BLANKSEL bits in the AUXCONx register.

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—	—	LEB<11:8>				
bit 15					bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
		LEB<7:3>			—	—	—	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is un			x = Bit is unkr	nown				

REGISTER 16-24: LEBDLYx: LEADING-EDGE BLANKING DELAY REGISTER

bit 15-12 Unimplemented: Read as '0'

bit 11-3 LEB<11:3>: Leading-Edge Blanking Delay bits for Current-Limit and Fault Inputs Value in 8.4 ns increments

bit 2-0 Unimplemented: Read as '0'

www.DataSheet4U.com

www.DataSheet4U.com

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
HRPDIS	HRDDIS	_	_		BLANK	SEL<3:0>	
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	CHOP	SEL<3:0>	-	CHOPHEN	CHOPLEN
bit 7							bit (
Logondy							
Legend: R = Readable	a bit	W = Writable	hit	= Inimpler	nented bit, rea	d as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	own
		i Ditio oot			aloa		
bit 15	1 = High reso	n Resolution P lution PWM pe lution PWM pe	riod is disable	ed to reduce po	wer consumpt	ion	
bit 14	 High resolution PWM Duty Cycle Disable bit⁽¹⁾ 1 = High resolution PWM duty cycle is disabled to reduce power consumption 0 = High resolution PWM duty cycle is enabled 						
bit 13-12		ted: Read as '					
bit 11-8	BLANKSEL<	3:0>: PWM Sta	ate Blank Sou	rce Select bits			
- # 7 0	1000 = PWM 0111 = PWM 0101 = PWM 0101 = PWM 0100 = PWM 0011 = PWM 0010 = PWM 0001 = PWM 0000 = 1'b0 (9H selected as 8H selected as 7H selected as 6H selected as 5H selected as 4H selected as 3H selected as 2H selected as 1H selected as no state blanki	state blank s state blank s ng)	source source source source source source source			
bit 7-6	•	ted: Read as '		an Colort bite			
bit 5-2	The selected s 1001 = PWMs 1000 = PWMs 0111 = PWMs 0101 = PWMs 0100 = PWMs 0010 = PWMs 0010 = PWMs 0010 = PWMs 0010 = PWMs	9H selected as 8H selected as 7H selected as 6H selected as 5H selected as 3H selected as 3H selected as 2H selected as 1H selected as	ble and disable CHOP clock CHOP clock	e (CHOP) the s source source source source source source source source source		outputs	
bit 1	CHOPHEN: F 1 = PWMxH c	WMxH Output hopping function	Chopping Er	nable bit			
bit 0	CHOPLEN: P 1 = PWMxL c	WMxL Output hopping function	Chopping En on is enabled	able bit			

REGISTER 16-25: AUXCONX: PWM AUXILIARY CONTROL REGISTER

www.DataSheet4U.com

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			PWMC	AP<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	U-0	U-0	U-0
		PWMCAP<7:3>			_	_	—
bit 7						•	bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value a	It POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-3	PWMCAP	<15:3>: Captured	I PWM Time F	ase Value hits	(1,2)		
	The value	in this register rong the current-limit	epresents the			alue when a le	ading edge is
bit 2-0	Unimplem	ented: Read as '	0'				

2: This feature is active only after LEB processing on the current-limit input signal is complete.

REGISTER 16-26: PWMCAPx: PRIMARY PWM TIME BASE CAPTURE REGISTER

17.0 QUADRATURE ENCODER INTERFACE (QEI) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Quadrature Encoder Interface (QEI)" (DS70208) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

This chapter describes the Quadrature Encoder thterm face (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining mechanical position data.


The operational features of the QEI include:

- Three input channels for two phase signals and index pulse
- 16-bit up/down position counter
- · Count direction status
- Position Measurement (x2 and x4) mode
- Programmable digital noise filters on inputs
- Alternate 16-bit Timer/Counter mode
- · Quadrature Encoder Interface interrupts

These operating modes are determined by setting the appropriate bits, QEIM<2:0> in (QEIxCON<10:8>). Figure 17-1 depicts the Quadrature Encoder Interface block diagram.

Note: An 'x' used in the names of pins, control/ status bits and registers denotes a particular Quadrature Encoder Interface (QEI) module number (x = 1 or 2).

FIGURE 17-1: QUADRATURE ENCODER INTERFACE BLOCK DIAGRAM (x = 1 OR 2)



R/W-0	U-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
CNTERR		QEISIDL	INDEX	UPDN	10000	QEIM<2:0>	10000	
bit 15		QLICIDE	IND LA	OF BIT		QLINI 2.0	bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SWPAB	PCDOUT	TQGATE	TQCKI	PS<1:0>	POSRES	TQCS	UPDN_SRC	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown	
bit 15		ount Error Statu	•					
		count error has on count error h						
bit 14	-	ted: Read as '						
bit 13	-	p in Idle Mode						
	1 = Discontin	ue module ope module operati	ration when d		dle mode			
bit 12	INDEX: Index	Pin State Stat	us bit (Read-O	Only)				
	1 = Index pin							
	0 = Index pin			(2)				
bit 11		on Counter Dire Counter Direction						
		Counter Directio						
bit 10-8	QEIM<2:0>:	Quadrature End	coder Interfac	e Mode Selec	t bits			
			nterface enab	oled (x4 mode)) with position co	ounter reset by	match	
	(MAXx		nterface enab	led (v/ mode) with Index Puls	e reset of nosi	tion counter	
) with position co			
	(MAXx	CNT)			·			
		100 = Quadrature Encoder Interface enabled (x2 mode) with Index Pulse reset of position counter 011 = Unused (Module disabled)						
		d (Module disal						
	001 = Starts		/					
	000 = Quadra	ature Encoder I	nterface/Time	er off				
bit 7		ise A and Phas	•	•				
		and Phase B in						
		and Phase B in		-	1. 1.4			
bit 6		sition Counter			e bit El logic controls	atata of 1/0 pir	-)	
					Normal I/O pin c	•	1)	
Note 1: CI	NTERR flag onl	y applies when	QEIM<2:0> =	= '110' or '100				
2: Re	ead-only bit whe	en QEIM<2:0>	= '1xx'. Read	/write bit wher	n QEIM<2:0> = '	001'.		
3: Pr	escaler utilized	for 16-bit Time	r mode only.					
4: Th	nis bit applies or	nly when QEIM	<2:0> = 100 d	or 110.				

5: When configured for QEI mode, this control bit is a 'don't care'.

REGISTER 17-1: QEIxCON: QEIx CONTROL REGISTER (x = 1 or 2) (CONTINUED)^{w.DataSheet4U.com}

bit 5	TQGATE: Timer Gated Time Accumulation Enable bit 1 = Timer gated time accumulation enabled 0 = Timer gated time accumulation disabled
bit 4-3	TQCKPS<1:0>: Timer Input Clock Prescale Select bits ⁽³⁾
	11 = 1:256 prescale value
	10 = 1:64 prescale value
	01 = 1:8 prescale value
	00 = 1:1 prescale value
bit 2	POSRES: Position Counter Reset Enable bit ⁽⁴⁾
	1 = Index Pulse resets Position Counter
	0 = Index Pulse does not reset Position Counter
bit 1	TQCS: Timer Clock Source Select bit
	1 = External clock from pin QEAx (on the rising edge)
	0 = Internal clock (TCY)
bit 0	UPDN_SRC: Position Counter Direction Selection Control bit ⁽⁵⁾
	1 = QEBx pin state defines position counter direction
	0 = Control/Status bit, UPDN (QEIxCON<11>), defines timer counter (POSxCNT) direction
Note 1:	CNTERR flag only applies when QEIM<2:0> = '110' or '100'.

- 2: Read-only bit when QEIM<2:0> = '1xx'. Read/write bit when QEIM<2:0> = '001'.
- 3: Prescaler utilized for 16-bit Timer mode only.
- 4: This bit applies only when QEIM < 2:0 > = 100 or 110.
- 5: When configured for QEI mode, this control bit is a 'don't care'.

_	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	_	_	—	_	IMV<2:0>		CEID
bit 15					1		bit 8
R/W-0	-	R/W-0		U-0	U-0	U-0	U-0
QEOUT		QECK<2:0>		—			—
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
	In x4 Quadr	 Required State <u>rature Count Mod</u> Selects Phase Required state 	<u>te</u> : input signal fo of the selecte	or Index state r	natch (0 = Phas	e A, 1 = Phase	• B)
bit 8	1 = Interrup	nt Error Interrupt its due to count e its due to count e	errors are disa	bled	signal for match	n on index puls	
bit 8 bit 7	1 = Interrup 0 = Interrup QEOUT: QE 1 = Digital f	its due to count e	errors are disa errors are ena x Pin Digital F oled	bled bled ilter Output En	-	n on index puls	

18.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 18. "Serial Peripheral Interface (SPI)" (DS70206) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, analog-to-digital converters and so on. The SPI module is compatible with SPI and SIOP from Motorola[®].

The SPI module consists of a 16-bit shift register, SPIxSR (where x = 1), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a STATUS register, SPIxSTAT, indicates status conditions.

The serial interface consists of 4 pins:

- SDIx (Serial Data Input)
- SDOx (Serial Data Output)
- SCKx (Shift Clock Input Or Output)
- SSx (Active-Low Slave Select).

In Master mode operation, SCK is a clock output; in Slave mode, it is a clock input.




FIGURE 18-1: SPI MODULE BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
SPIEN		SPISIDL				_	
bit 15		•					bit 8
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0
—	SPIROV					SPITBF	SPIRBF
bit 7							bit (
Legend:		C = Clearable	e bit				
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15	SPIEN: SPIX	Enable bit					
	1 = Enables n	nodule and cor	nfigures SCKx	, SDOx, SDIx	and SSx as se	rial port pins	
	0 = Disables r	module					
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	SPISIDL: Stop in Idle Mode bit						
			DIC				
	1 = Discontinu	ue module ope	ration when d		lle mode		
	1 = Discontinu 0 = Continue	ue module ope module operat	ration when d ion in Idle mo		lle mode		
	1 = Discontinu 0 = Continue Unimplemen	ue module ope module operat ted: Read as '	ration when d ion in Idle mo 0'		lle mode		
bit 12-7 bit 6	1 = Discontinu 0 = Continue Unimplemen SPIROV: Rec	ue module ope module operat ted: Read as ' œive Overflow	ration when d ion in Idle mo 0' Flag bit	de		- 64	
	1 = Discontinu 0 = Continue Unimplemen SPIROV: Rec 1 = A new by	ue module ope module operat ted: Read as ' æive Overflow rte/word is com	ration when d ion in Idle mo 0' Flag bit ıpletely receiv	de ed and discard		oftware has not	read the
	1 = Discontinu 0 = Continue Unimplemen SPIROV: Rec 1 = A new by previous	ue module ope module operat ted: Read as ' œive Overflow	ration when d ion in Idle mo o' Flag bit ipletely receiv IxBUF registe	de ed and discard		oftware has not	read the
bit 6	 1 = Discontinu 0 = Continue Unimplement SPIROV: Rec 1 = A new by previous 0 = No overfl 	ue module ope module operat ted: Read as ' eive Overflow rte/word is com data in the SP	ration when d ion in Idle mo o' Flag bit Ipletely receiv IxBUF registe ed	de ed and discard		oftware has not	read the
bit 6 bit 5-2	1 = Discontinu 0 = Continue Unimplemen SPIROV: Rec 1 = A new by previous 0 = No overfl Unimplemen	ue module ope module operat ted: Read as ' eeive Overflow te/word is com data in the SPI ow has occurre	ration when d ion in Idle mo 0' Flag bit pletely receiv IxBUF registe ed 0'	de ed and discard r.		oftware has not	read the
	 1 = Discontinue 0 = Continue Unimplement SPIROV: Rec 1 = A new by previous 0 = No overfle Unimplement SPITBF: SPI> 	ue module ope module operat ted: Read as ' evive Overflow rte/word is com data in the SP ow has occurre ted: Read as '	ration when d ion in Idle mo o' Flag bit upletely receiv IxBUF registe ed o' fer Full Status	de ed and discard r. bit		oftware has not	read the
bit 6 bit 5-2	 1 = Discontinue 0 = Continue Unimplement SPIROV: Rec 1 = A new by previous 0 = No overfle Unimplement SPITBF: SPI> 1 = Transmit 0 = Transmit 	ue module ope module operat ted: Read as ' eeive Overflow te/word is com data in the SPI ow has occurre ted: Read as ' c Transmit Buff not yet started started, SPIxT	ration when d ion in Idle mo o' Flag bit upletely receiv IxBUF registe ed o' er Full Status , SPIxTXB is 'XB is empty.	de ed and discard r. bit full Automatically	led. The user s set in hardwar	e when CPU w	rites SPIxBUI
bit 6 bit 5-2	 1 = Discontinue 0 = Continue Unimplement SPIROV: Rec 1 = A new by previous 0 = No overfile Unimplement SPITBF: SPI> 1 = Transmit 0 = Transmit location, 	ue module ope module operat ted: Read as ' eeive Overflow te/word is com data in the SPI ow has occurre ted: Read as ' c Transmit Buff not yet started started, SPIxT loading SPIxT	ration when d ion in Idle mo 0' Flag bit upletely receiv IxBUF registe ed 0' fer Full Status , SPIxTXB is "XB is empty. XB. Automatic	de ed and discard r. bit full Automatically	led. The user s set in hardwar		rites SPIxBUI
bit 6 bit 5-2 bit 1	 1 = Discontinue 0 = Continue Unimplement SPIROV: Rec 1 = A new by previous 0 = No overfle Unimplement SPITBF: SPI> 1 = Transmit 0 = Transmit location, from SPI2 	ue module oper module operat ted: Read as ' eeive Overflow te/word is com data in the SP ow has occurre ted: Read as ' c Transmit Buff not yet started started, SPIxT loading SPIxT xTXB to SPIxS	ration when d ion in Idle mo 0' Flag bit pletely receiv IxBUF registe ed 0' er Full Status , SPIxTXB is "XB is empty. XB. Automatio R.	de ed and discard r. bit full Automatically cally cleared in	led. The user s set in hardwar	e when CPU w	rites SPIxBUF
bit 6 bit 5-2	1 = Discontinue 0 = Continue Unimplement SPIROV: Rec 1 = A new by previous 0 = No overfl Unimplement SPITBF: SPI 1 = Transmit 0 = Transmit location, from SPI; SPIRBF: SPI	ue module operat module operat ted: Read as ' evive Overflow te/word is com data in the SPI ow has occurre ted: Read as ' c Transmit Buff not yet started started, SPIxT loading SPIxT xTXB to SPIxS x Receive Buff	ration when d ion in Idle mo 0' Flag bit pletely receiv IxBUF registe ed 0' er Full Status , SPIxTXB is "XB is empty. XB. Automatic R. er Full Status	de ed and discard r. bit full Automatically cally cleared in	led. The user s set in hardwar	e when CPU w	rites SPIxBUI
bit 6 bit 5-2 bit 1	 1 = Discontinue 0 = Continue Unimplement SPIROV: Rec 1 = A new by previous 0 = No overfle Unimplement SPITBF: SPI> 1 = Transmit 0 = Transmit location, from SPI: SPIRBF: SPI> 1 = Receive or 	ue module ope module operat ted: Read as ' eeive Overflow te/word is com data in the SPI ow has occurre ted: Read as ' c Transmit Buff not yet started started, SPIxT loading SPIxT xTXB to SPIxS x Receive Buffe complete, SPIx	ration when d ion in Idle mo 0' Flag bit pletely receiv IxBUF registe ed 0' er Full Status , SPIxTXB is 'XB is empty. XB. Automatic R. er Full Status (RXB is full	de ed and discard r. bit full Automatically cally cleared in bit	led. The user s set in hardwar hardware whe	e when CPU w en SPIx module	rites SPIxBUF transfers data
bit 6 bit 5-2 bit 1	 1 = Discontinue 0 = Continue Unimplement SPIROV: Rec 1 = A new by previous 0 = No overfle Unimplement SPITBF: SPID 1 = Transmit location, from SPID SPIRBF: SPID 1 = Receive of 0 = Receive of 	ue module ope module operat ted: Read as ' evive Overflow te/word is com data in the SPI ow has occurre ted: Read as ' < Transmit Buff not yet started started, SPIxT loading SPIxT? xTXB to SPIxS x Receive Buffe complete, SPIx is not complete	ration when d ion in Idle mo o' Flag bit pletely receiv IxBUF registe ed o' er Full Status , SPIxTXB is 'XB is empty. XB. Automatic R. er Full Status (RXB is full e, SPIxRXB is	de ed and discard r. bit full Automatically cally cleared in bit empty. Autom	led. The user s set in hardwar hardware whe	e when CPU w	rites SPIxBUF transfers data SPIx transfers

REGISTER 18-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	_		DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾	
oit 15				11			bit	
R/W-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SSEN ⁽	³⁾ CKP	CKP MSTEN SPRE<2:0> ⁽²⁾ F						
oit 7							bit	
Legend:								
R = Read	able bit	W = Writable	hit	U = Unimplem	nented bit, read	as '0'		
-n = Value		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown	
			•					
bit 15-13	Unimplemer	nted: Read as '	0'					
bit 12	-	able SCKx pin		er modes only)				
	1 = Internal S	SPI clock is disa	abled; pin func	• •				
		SPI clock is ena						
oit 11		DISSDO: Disable SDOx pin bit 1 = SDOx pin is not used by module; pin functions as I/O						
		n is controlled b						
oit 10	•	ord/Byte Comn		ect bit				
	1 = Commun	1 = Communication is word-wide (16 bits)						
		nication is byte-						
bit 9	SMP: SPIX D Master mode	Data Input Sam	ole Phase bit					
		<u>z.</u> a sampled at e	nd of data out	out time				
	0 = Input dat	a sampled at m						
	SMP must be	e cleared when	SDIv is used i	n Slave mode				
bit 8		Clock Edge Sele		n olave mode.				
		0		on from active o	lock state to Idl	e clock state (s	see bit 6)	
					ck state to activ			
bit 7		e Select Enable		de) ⁽³⁾				
		used for Slave		olled by port fu	nction			
bit 6		Polarity Select		olica by port la	liction			
on o		•		ve state is a low	/ level			
	0 = Idle state	e for clock is a l	ow level; active	e state is a high	ı level			
bit 5		ster Mode Enat	ole bit					
	1 = Master m 0 = Slave mo							
Note 1:	The CKE bit is not (FRMEN = 1).	t used in the Fr	amed SPI mod	des. Program th	nis bit to '0' for t	he Framed SP	l modes	
2:	Do not set both pr	rimary and seco	ondary prescal	ers to a value o	of 1:1.			

REGISTER 18-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode)⁽²⁾
 - 111 = Secondary prescale 1:1
 - 110 = Secondary prescale 2:1
 - . 000 = Secondary prescale 8:1
- bit 1-0 **PPRE<1:0>:** Primary Prescale bits (Master mode)⁽²⁾
 - 11 = Primary prescale 1:1
 - 10 = Primary prescale 4:1
 - 01 = Primary prescale 16:1
 - 00 = Primary prescale 64:1
- **Note 1:** The CKE bit is not used in the Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 2: Do not set both primary and secondary prescalers to a value of 1:1.
 - 3: This bit must be cleared when FRMEN = 1.

REGISTER	18-3: SPIxC	ON2: SPIx C	ONTROL R	REGISTER 2				
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
FRMEN	SPIFSD	FRMPOL	—	_		—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	
_	—	—	_	—	_	FRMDLY	_	
bit 7							bit 0	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown		
bit 15 bit 14	1 = Framed S 0 = Framed S SPIFSD : Fra	FRMEN : Framed SPIx Support bit 1 = Framed SPIx support enabled (SSx 0 = Framed SPIx support disabled SPIFSD : Frame Sync Pulse Direction Co			ne sync pulse ir	nput/output)		
bit 13	 Frame sync pulse input (slave) Frame sync pulse output (master) FRMPOL: Frame Sync Pulse Polarity bi Frame sync pulse is active-high 		t (master) e Polarity bit ve-high					
bit 12-2 bit 1	 0 = Frame sync pulse is active-low Unimplemented: Read as '0' FRMDLY: Frame Sync Pulse Edge Select 							
		nc pulse coincient						

REGISTER 18-3: SPIxCON2: SPIx CONTROL REGISTER 2

bit 0 Unimplemented: This bit must not be set to '1' by the user application

NOTES:

19.0 INTER-INTEGRATED CIRCUIT (I²C™)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. "Inter-Integrated Circuit (I²C[™])" (DS70195) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit (I^2C) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard with a 16-bit interface.

The I²C module has a 2-pin interface:

- The SCLx pin is clock.
- The SDAx pin is data.

The I²C module offers the following key features:

- I²C interface supporting both Master and Slave modes of operation.
- I²C Slave mode supports 7-bit and 10-bit addressing.
- I²C Master mode supports 7-bit and 10-bit addressing.
- I²C port allows bidirectional transfers between master and slaves.
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control).
- I²C supports multi-master operation, detects bus collision and arbitrates accordingly.

19.1 Operating Modes

The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7-bit and 10-bit addressing.

The I^2C module can operate either as a slave or a master on an I^2C bus.

The following types of I²C operation are supported:

- I²C slave operation with 7-bit addressing
- I²C slave operation with 10-bit addressing
- I²C master operation with 7-bit or 10-bit addressing

For details about the communication sequence in each of these modes, refer to the "*dsPIC33F/PIC24H Family Reference Manual*". Please see the Microchip web site (www.microchip.com) for the latest "*dsPIC33F/PIC24H Family Reference Manual*" chapters.


19.2 I²C Registers

I2CxCON and I2CxSTAT are control and STATUS registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write:

- I2CxRSR is the shift register used for shifting data internal to the module and the user application has no access to it.
- I2CxRCV is the receive buffer and the register to which data bytes are written, or from which data bytes are read.
- I2CxTRN is the transmit register to which bytes are written during a transmit operation.
- The I2CxADD register holds the slave address.
- A Status bit, ADD10, indicates 10-Bit Address mode.
- The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV, and an interrupt pulse is generated.





www.DataSheet4U.com

R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0			
I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC			
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN			
bit 7							bit C			
Legend:		U = Unimple	mented bit, re	ad as '0'						
R = Readat	ole bit	W = Writable		HS = Hardwar	re Settable bit	HC = Hardwar	e Clearable bit			
-n = Value a		'1' = Bit is se		'0' = Bit is clea		x = Bit is unknown				
		i Ditio ot					5WI1			
bit 15	12CEN: 120	Cx Enable bit								
	1 = Enable	es the I2Cx mo	odule and con	figures the SD/	Ax and SCLx pin	s as serial port p	oins			
	0 = Disabl	es the I2Cx m	odule. All I ² C	pins are contro	olled by port func	tions.				
bit 14	Unimplem	nented: Read	as '0'							
bit 13	I2CSIDL: S	Stop in Idle Mo	ode bit							
					rs an Idle mode					
		ue module op			2					
bit 12		CLREL: SCLx Release Control bit (when operating as I ² C slave)								
0 = Hold		= Release SCLx clock = Hold SCLx clock low (clock stretch)								
		STREN = 1:								
	Bit is R/W	(i.e., software			h and write '1' to t end of slave re	release clock).	Hardware clea			
	If STREN									
	Bit is R/S (transmissi		can only write	'1' to release of	clock). Hardware	clear at beginni	ng of slave			
bit 11		PMIEN: Intelligent Peripheral Management Interface (IPMI) Enable bit								
			ed; all address	es Acknowledg	ged					
1.1.10		node disabled								
bit 10		Bit Slave Add								
	$\perp = 120$ XA		alove address							
	0 = I2CxA		slave address lave address	6						
bit 9		DD is a 7-bit s DD is a 7-bit s Disable Slew I	lave address							
bit 9	DISSLW:	DD is a 7-bit s	lave address Rate Control b							
bit 9	DISSLW: I 1 = Slew r	DD is a 7-bit s Disable Slew I	lave address Rate Control b abled							
	DISSLW: I 1 = Slew r 0 = Slew r	DD is a 7-bit s Disable Slew I ate control dis	lave address Rate Control b abled abled							
	DISSLW: I 1 = Slew r 0 = Slew r SMEN: SN 1 = Enable	DD is a 7-bit s Disable Slew I ate control dis ate control en IBus Input Le	lave address Rate Control b abled abled vels bit holds complia		specification					
bit 9 bit 8 bit 7	DISSLW: I 1 = Slew r 0 = Slew r SMEN: SN 1 = Enable 0 = Disable	DD is a 7-bit s Disable Slew I ate control dis ate control en /Bus Input Le e I/O pin thres e SMBus inpu	lave address Rate Control b abled abled vels bit holds complia t thresholds	it						
bit 8	DISSLW: I 1 = Slew r 0 = Slew r SMEN: SN 1 = Enable 0 = Disable GCEN: Ge 1 = Enable (modul	DD is a 7-bit s Disable Slew I ate control dis ate control en ABus Input Le I/O pin thres SMBus input eneral Call En interrupt whe is enabled f	lave address Rate Control b abled vels bit holds complia t thresholds able bit (when en a general c or reception)	it nt with SMBus operating as l ²		CxRSR				
bit 8 bit 7	DISSLW: I 1 = Slew r 0 = Slew r SMEN: SM 1 = Enable 0 = Disable GCEN: Ge 1 = Enable (modul 0 = Gener	DD is a 7-bit s Disable Slew I ate control dis ate control en MBus Input Le I/O pin thres e SMBus input eneral Call En e interrupt whe e is enabled f al call address	lave address Rate Control b abled vels bit holds complia t thresholds able bit (when en a general c or reception) s disabled	it nt with SMBus operating as l ² all address is n	² C slave) eceived in the I2					
bit 8	DISSLW: I 1 = Slew r 0 = Slew r SMEN: SM 1 = Enable 0 = Disable GCEN: Ge 1 = Enable (modul 0 = Gener STREN: S	DD is a 7-bit s Disable Slew I ate control dis ate control en /Bus Input Le I/O pin thres e SMBus input eneral Call En e interrupt whe e is enabled f al call address CLx Clock Str	lave address Rate Control b abled vels bit holds complia t thresholds able bit (when en a general c or reception) s disabled etch Enable b	it nt with SMBus operating as l ² all address is n	² C slave)					
bit 8 bit 7	DISSLW: I 1 = Slew r. 0 = Slew r. SMEN: SM 1 = Enable 0 = Disable GCEN: Get 1 = Enable (modul 0 = Gener. STREN: S Used in co	DD is a 7-bit s Disable Slew I ate control dis ate control en MBus Input Le I/O pin thres e SMBus input eneral Call En e interrupt whe e is enabled f al call address	lave address Rate Control b abled vels bit holds complia t thresholds able bit (when en a general c or reception) s disabled etch Enable b SCLREL bit.	it nt with SMBus operating as l ² all address is r it (when opera	² C slave) eceived in the I2					

REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER

REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive)
	Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence. 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	 1 = Enables Receive mode for I²C. Hardware clear at end of eighth bit of master receive data byte. 0 = Receive sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence. 0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I^2C master)
Dit U	 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence. 0 = Start condition not in progress

www.DataSheet4U.com

R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HSC	R-0, HSC	R-0, HSC
ACKSTAT	TRSTAT	—	_	—	BCL	GCSTAT	ADD10
bit 15					·		bit 8
R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF
bit 7							bit (
Legend:			emented bit,	read as 'O'			
R = Readab	le hit	W = Writab			are Settable bit	HSC = Hardware	Settable/Clearable
-n = Value a		'1' = Bit is s		'0' = Bit is cle		x = Bit is unknow	
		1 Ditio c					
bit 15	(when opera 1 = NACK r 0 = ACK rea	eceived from ceived from s	master, applic i slave slave	able to master Acknowledge.	r transmit opera	tion)	
bit 14	TRSTAT: Tr 1 = Master 0 = Master	ansmit Statu transmit is in transmit is no	s bit (when op progress (8 t ot in progress	perating as I ² C bits + ACK)	c master, applica	able to master trar at end of slave Ac	
bit 13-11	Unimpleme	ented: Read	as '0'				
bit 10	1 = A bus c 0 = No collis	ollision has b sion	on Detect bit been detected on of bus collis	during a mas	ter operation		
bit 9	GCSTAT: G	eneral Call S	Status bit				
	0 = Genera	I call address	s was receive s was not rece ress matches	eived	ddress. Hardwa	ire clear at Stop de	etection.
bit 8		-Bit Address		0			
	0 = 10-bit a	ddress was r ddress was r et at match c	not matched	matched 10-b	it address. Harc	lware clear at Stop	o detection.
bit 7	IWCOL: Wr	ite Collision	Detect bit				
	0 = No collis	sion		-	because the I ² C ile busy (cleare	c module is busy d by software).	
bit 6	I2COV: Red	ceive Overflo	w Flag bit				
	0 = No over	flow		C C	C C	the previous byte	
bit 5				ng as I ² C slave	xRCV (cleared	by Soliware).	
σισ	1 = Indicate 0 = Indicate	es that the last that the last	st byte receive st byte receive	ed was data ed was device		n of slave byte.	
bit 4	P: Stop bit 1 = Indicate 0 = Stop bit	es that a Stop was not dete) bit has been ected last	detected last	Stop dotacted	,	

REGISTER 19-2: I2CxSTAT: I2Cx STATUS REGISTER

Hardware set or clear when Start, Repeated Start or Stop detected.

REGISTER 19-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	 1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of I²C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	 1 = Receive complete, I2CxRCV is full 0 = Receive not complete, I2CxRCV is empty Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	 1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

www.DataSheet4U.com

REGISTER 19-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—		AMSK	<9:8>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			AMS	K<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	id as '0'	
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	iown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 AMSK<9:0>: Mask for Address bit x Select bits

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

NOTES:

20.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 device families. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA encoder and decoder.


The primary features of the UART module are:

- Full-Duplex, 8-Bit or 9-Bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins
- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 10 Mbps to 38 bps at 40 MIPS
- 4-Deep First-In First-Out (FIFO) Transmit Data Buffer
- · 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- A Separate Interrupt for all UART Error Conditions
- · Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Support for Automatic Baud Rate Detection
- IrDA Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support
- Support for DMA

A simplified block diagram of the UART module is shown in Figure 20-1. The UART module consists of these key hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 20-1: UART SIMPLIFIED BLOCK DIAGRAM



REGISTER 2	0-1: UxMO	DE: UARTx N		STER			
R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
UARTEN ⁽¹⁾		USIDL	IREN ⁽²⁾	RTSMD		UEN	<1:0>
bit 15							bit
R/W-0 HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEI	<1:0>	STSEL
bit 7							bit
Legend:		HC = Hardwa	re Clearable				
R = Readable	bit	W = Writable		LI = LInimpler	mented bit, read	l as '0'	
-n = Value at F		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15	1 = UARTx is		ARTx pins are		UARTx as defin y PORT latches		
bit 14		ted: Read as ') '				
pit 13	-	in Idle Mode bit					
	•	ue module ope		device enters lo	dle mode		
		module operat					
oit 12		Encoder and D		e bit ⁽²⁾			
		oder and decor					
		oder and decor					
bit 11		le Selection for		it			
		in in Simplex m in in Flow Cont					
pit 10	Unimplemen	ted: Read as '	כ'				
oit 9-8		ARTx Enable b					
	10 = UxTX, 01 = UxTX,	UxRX, UxCTS UxRX and UxR and UxRX pins	and UxRTS p	ins are enable nabled and us	d; UxCTS pin co d an <u>d used</u> ed; UxCTS pin TS and UxRTS/	controlled by P	ORT latches
bit 7	WAKE: Wake	-up on Start bit	Detect Durin	g Sleep Mode	Enable bit		
		are on following		κRX pin; interrι	upt generated o	n falling edge; l	bit cleared
bit 6	LPBACK: UA	RTx Loopback	Mode Select	bit			
		oopback mode k mode is disat					
bit 5	•	o-Baud Enable					
	1 = Enable b before ot		urement on the	e upon comple	ter – requires re tion	ception of a S	ync field (55ł
	efer to Section ation on enablin				PIC24H Family operation.	Reference Ma	<i>nual"</i> for info
2 . Th	is faatura is onl	ly available for		mode (BRCH	= ()		

REGISTER 20-1: UxMODE: UARTx MODE REGISTER

2: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 20-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

bit 4 URXINV: Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'

bit 3 BRGH: High Baud Rate Enable bit

- 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)
- 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
- bit 2-1 **PDSEL<1:0>:** Parity and Data Selection bits
 - 11 = 9-bit data, no parity
 - 10 = 8-bit data, odd parity
 - 01 = 8-bit data, even parity
 - 00 = 8-bit data, no parity
- bit 0 STSEL: Stop Bit Selection bit
 - 1 = Two Stop bits
 - 0 = One Stop bit
 - **Note 1:** Refer to **Section 17. "UART"** (DS70188) in the "*dsPIC33F/PIC24H Family Reference Manual*" for information on enabling the UART module for receive or transmit operation.
 - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT
bit 15							bit
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXIS	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit
Legend:		HC = Hardware	Clearable bit	C = Clearable	e bit		
R = Readable	bit	W = Writable bit		U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown
pit 14	10 = Interrup transmi 01 = Interrup operatio 00 = Interrup least or UTXINV: Tran <u>If IREN = 0:</u> 1 = UxTX Idle 0 = UxTX Idle		empty character is s t er is transferre in the transmi	hifted out of t d to the Transi	he Transmit	Shift register;	all transm
bit 12	0 = IrDA enc	coded UxTX Idle s oded UxTX Idle st ted: Read as '0'					
pit 11	-	ansmit Break bit					
	cleared b 0 = Sync Bre	nc Break on next to by hardware upon ak transmission d	completion		ed by twelve '0)' bits, followe	d by Stop bi
oit 10		smit Enable bit ⁽¹⁾					
		enabled, UxTX pi disabled, any per			and buffer is	reset; UxTX p	in controlle
bit 9	1 = Transmit	smit Buffer Full St buffer is full buffer is not full; a			an be written		
bit 8	TRMT: Transr 1 = Transmit	nit Shift Register I Shift register is en Shift register is no	Empty bit (read opty and transm	d-only) nit buffer is emp	oty (the last tra		s completec
oit 7-6	URXISEL<1:0 11 = Interrup 10 = Interrup	D>: Receive Interr t is set on UxRSF t is set on UxRSF t is set when any	upt Mode Sele R transfer maki R transfer maki	ction bits ng the receive ng the receive b	buffer full (i.e. buffer 3/4 full (, has 4 data c i.e., has 3 data	a characters

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

Note 1: Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for transmit operation.

www.[DataShe	et4U.com
-------	---------	----------

REGISTER 20-2:	UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)
		,

bit 5	 ADDEN: Address Character Detect bit (bit 8 of received data = 1) 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect. 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only) 1 = Receiver is Idle 0 = Receiver is active
bit 3	 PERR: Parity Error Status bit (read-only) 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	<pre>FERR: Framing Error Status bit (read-only) 1 = Framing error has been detected for the current character (character at the top of the receive FIFO) 0 = Framing error has not been detected</pre>
bit 1	 OERR: Receive Buffer Overrun Error Status bit (clear/read-only) 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the UxRSR to the empty state.
bit 0	 URXDA: Receive Buffer Data Available bit (read-only) 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for transmit operation.

NOTES:

21.0 ENHANCED CAN (ECAN™) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185) in the dsPIC33F/PIC24H Family Reference Manual, which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

21.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices contain up to two ECAN modules.

The ECAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer can contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- Three full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter

- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- · Programmable clock source
- Programmable link to input capture module (IC2 for CAN1) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

21.2 Frame Types

The ECAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

- Standard Data Frame: A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).
- Extended Data Frame: An extended data frame is similar to a standard data frame, but includes an extended identifier as well.
- Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node sends a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.


· Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node can generate a maximum of 2 sequential overload frames to delay the start of the next message.

· Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

FIGURE 21-1: ECAN™ MODULE BLOCK DIAGRAM



21.3 Modes of Operation

The ECAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization mode
- Disable mode
- Normal Operation mode
- Listen Only mode
- Listen All Messages mode
- Loopback mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module does not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

21.3.1 INITIALIZATION MODE

In the Initialization mode, the module does not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The user application has access to Configuration registers that are access restricted in other modes. The module protects the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The ECAN module is not allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers:

- · All Module Control registers
- · Baud Rate and Interrupt Configuration registers
- Bus Timing registers
- · Identifier Acceptance Filter registers
- Identifier Acceptance Mask registers

21.3.2 DISABLE MODE

In Disable mode, the module does not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts remains and the error counters retains their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module enters the Module Disable mode. If the module is active, the module waits for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins reverts to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the ECAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the ECAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

21.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins assumes the CAN bus functions. The module transmits and receive CAN bus messages via the CiTX and CiRX pins.

21.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

21.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = '111'. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

21.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module connects the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

U-0	U-0	R/W-0	R/W-0	r-0	R/W-1	R/W-0	R/W-0				
_	_	CSIDL	ABAT	_		REQOP<2:0>					
t 15							bit 8				
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0				
	OPMODE<2:0>			CANCAP			WIN				
it 7							bit 0				
egend:		C = Writable b	pit, but only '()' can be written	to clear the b	it r = Bit is Rese	rved				
R = Readable	bit	W = Writable		U = Unimpler							
n = Value at I		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own				
oit 15-14	Unimplement										
bit 13	CSIDL: Stop in										
	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode 										
oit 12											
	ABAT: Abort All Pending Transmissions bit 1 = Signal all transmit buffers to abort transmission										
				ismissions are a	borted						
oit 11	Reserved: Do	not use									
oit 10-8	REQOP<2:0>: Request Operation Mode bits										
	000 = Set Normal Operation mode										
	001 = Set Disable mode 010 = Set Loopback mode										
	010 = Set Loopback mode 011 = Set Listen Only Mode										
	100 = Set Configuration mode										
	101 = Reserved										
	110 = Reserved 111 = Set Listen All Messages mode										
it 7-5		-									
JIL 7-5	OPMODE<2:0> : Operation Mode bits 000 = Module is in Normal Operation mode										
	000 = Module is in Normal Operation mode 001 = Module is in Disable mode										
	010 = Module is in Loopback mode										
	011 = Module is in Listen Only mode										
	100 = Module is in Configuration mode										
	101 = Reserved 110 = Reserved										
	111 = Module	is in Listen Al	Messages n	node							
oit 4	Unimplement	ed: Read as '	0'								
it 3		•		Capture Event							
	•		sed on CAN	message receiv	е						
oit 2-1	0 = Disable C/ Unimplement	-	o '								
it 0	WIN: SFR Ma										
	1 = Use filter v										

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	_	—	
pit 15							bit 8
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
_	_	_			DNCNT<4:	0>	
oit 7							bit (
_egend:		C = Writeable	bit, but only	'0' can be writte	en to clear the	e bit	
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, re	ad as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 4-0	DNCNT<4:0>: DeviceNet™ Filter Bit Number bits
	10010-11111 = Invalid selection 10001 = Compare up to data byte 3, bit 6 with EID<17>
	•
	•
	•
	00001 = Compare up to data byte 1, bit 7 with EID<0> 00000 = Do not compare data bytes

REGISTER 2	21-3: CiVE	EC: ECAN™ INT	ERRUPT	CODE REGIST	ER	WV	vw.DataSheet4		
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0		
	—	_			FILHIT<4:0>				
bit 15							bit 8		
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0		
		11-0	11-0	ICODE<6:0>	11-0	11-0	11-0		
bit 7							bit 0		
Legend:				y '0' can be written					
R = Readable		W = Writable bi	t	U = Unimpleme					
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clear	red	x = Bit is unkr	IOWN		
bit 15-13	Unimplem	ented: Read as '0'							
bit 12-8	-)>: Filter Hit Numbe	er bits						
		111 = Reserved							
	01111 = Fi	lter 15							
	•								
	•								
	• 00001 = Fi	iltor 1							
	00001 = FI 00000 = Fi								
bit 7		ented: Read as '0'							
bit 6-0	ICODE<6:0>: Interrupt Flag Code bits								
	1000101-1111111 = Reserved								
	1000100 = FIFO almost full interrupt 1000011 = Receiver overflow interrupt								
		 Receiver overflow Wake-up interrupt 							
	1000001 = Error interrupt								
	1000000 = No interrupt								
	•								
	•								
	•								
	0010000-0111111 = Reserved 0001111 = RB15 buffer Interrupt								
	•								
	•								
	•								
		RB9 buffer interru							
	0001000 = RB8 buffer interrupt								
		 TRB7 buffer interr TRB6 buffer interr 							
		TRB5 buffer interr							
	0000100 =	TRB4 buffer interr	upt						
		TRB3 buffer interr							
		 TRB2 buffer interr TRB1 buffer interr 							
		TRB0 Buffer inter							
	- 0000000		apı						

REGISTER	21-4: CiFC	ſRL: ECAN™	FIFO CONT	ROL REGIS	TER	www.D	ataSheet4U.co
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	DMABS<2:0>		—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_			FSA<4:0>		
bit 7	ł						bit 0
Legend:		C = Writeable	bit, but only '	0' can be writte	en to clear the b	it	
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15-13	111 = Reser 110 = 32 but 101 = 24 but 100 = 16 but 011 = 12 but 010 = 8 buff 001 = 6 buff	I>: DMA Buffer ved ffers in DMA RA ffers in DMA RA ffers in DMA RA ffers in DMA RA ers in DMA RAN ers in DMA RAN ers in DMA RAN	M M M M A A A				
bit 12-5	-	nted: Read as '					
bit 4-0	FSA<4:0>: F	IFO Area Starts	s with Buffer bi	its			

11111 = Read buffer RB31 11110 = Read buffer RB30

00001 = Tx/Rx buffer TRB1 00000 = Tx/Rx buffer TRB0

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
				FBF	? <5:0>		
bit 15		•					bit 8
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
	_			FNR	B<5:0>		
oit 7							bit 0
Legend:		C = Writable I	oit, but only	'0' can be writter	to clear the	bit	
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
		IRB1 buffer IRB0 buffer					
bit 7-6	Unimplem	ented: Read as '	o '				
bit 5-0	FNRB<5:0	>: FIFO Next Rea	d Buffer Po	inter bits			
		RB31 buffer RB30 buffer					
	•						
	Legend:						
	000001 =						

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0				
_		TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN				
oit 15							bit				
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0				
IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF				
pit 7							bit				
_egend:		C = Writeable	bit but only '	0' can be writte	en to clear the b	it					
R = Readable	e bit	W = Writable			mented bit, read						
n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown				
		i Bitio cot									
oit 15-14	Unimplemen	ted: Read as '	0'								
bit 13	TXBO: Trans	mitter in Error	State Bus Off	bit							
		er is in Bus Off er is not in Bus									
bit 12	TXBP: Transi	mitter in Error S	State Bus Pas	sive bit							
	1 = Transmitter is in Bus Passive state										
	0 = Transmitter is not in Bus Passive state										
bit 11		ver in Error Sta		ve bit							
		is in Bus Passi is not in Bus P									
hit 10				na hit							
bit 10	TXWAR : Transmitter in Error State Warning bit 1 = Transmitter is in Error Warning state										
		er is not in Erro	•	ite							
oit 9	RXWAR: Receiver in Error State Warning bit										
	1 = Receiver is in Error Warning state										
	0 = Receiver is not in Error Warning state										
bit 8	EWARN : Transmitter or Receiver in Error State Warning bit 1 = Transmitter or Receiver is in Error State Warning state										
		er or Receiver		0							
bit 7		I Message Rec		•	olulo						
		Request has or		thag bit							
		Request has no									
oit 6	WAKIF: Bus	Wake-up Activi	ty Interrupt Fla	ag bit							
	1 = Interrupt Request has occurred										
	0 = Interrupt Request has not occurred										
bit 5	ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register)										
	 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred 										
ait 1		-									
oit 4	•	ted: Read as '									
oit 3		Almost Full In Request has o		l							
		Request has no									
oit 2	•	Buffer Overflov		a bit							
		Request has or		0							
	0 = Interrupt I	Request has no	ot occurred								
oit 1	RBIF: RX But	ffer Interrupt Fl	ag bit								
		Request has o									
		Request has no									
bit 0		fer Interrupt Fla	ag bit								
	1 - Internuet	Request has or	ourrad								

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	_			_	—	_				
oit 15	·			·	÷		bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IVRIE	WAKIE	ERRIE		FIFOIE	RBOVIE	RBIE	TBIE			
oit 7							bit C			
_egend:					en to clear the b					
R = Readable bit		W = Writable		•	mented bit, read					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15-8	•	nted: Read as								
bit 7		d Message Red		t Enable bit						
	1 = Interrupt Request Enabled									
	0 = Interrupt Request not enabled									
bit 6	WAKIE: Bus Wake-up Activity Interrupt Flag bit									
	1 = Interrupt Request Enabled									
	0 = Interrupt Request not enabled									
bit 5	ERRIE: Error Interrupt Enable bit									
	1 = Interrupt Request Enabled									
	0 = Interrupt Request not enabled									
oit 4	Unimplemented: Read as '0'									
bit 3	FIFOIE: FIFO	O Almost Full Ir	nterrupt Enable	e bit						
	1 = Interrupt	Request Enab	led							
	0 = Interrupt	Request not er	nabled							
bit 2	RBOVIE: RX	K Buffer Overflo	w Interrupt En	able bit						
	1 = Interrupt	Request Enab	led							
	0 = Interrupt	Request not er	nabled							
bit 1	RBIE: RX B	uffer Interrupt E	nable bit							
		Request Enab								
		Request not er								
	0 11100110001	1 1090001 1101 01								
oit 0		•								
oit 0	TBIE: TX Bu	Iffer Interrupt Er	nable bit							

REGISTER 21-8:	CiEC	: ECAN™ TRAN	SMIT/RE	CEIVE ERROR C	OUNT F	11 11 11 ULP 011	taSheet4U.co
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TERRO	CNT<7:0>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RERRO	CNT<7:0>			
bit 7							bit 0
Legend:		C = Writeable bi	t, but only	'0' can be written to	clear the	bit	
R = Readable bit		W = Writable bit		U = Unimplement	ted bit, re	ad as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared	t	x = Bit is unkno	wn

bit 15-8	TERRCNT<7:0>: Transmit Error Count bits
bit 7-0	RERRCNT<7:0>: Receive Error Count bits

REGISTER 21-9: CiCFG1: ECAN™ BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
							—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW	<1:0>			BRP	°<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7-6	SJW<1:0>: Synchronization Jump Width bits
	11 = Length is 4 x TQ 10 = Length is 3 x TQ 01 = Length is 2 x TQ abcorrection = 1 + 2 = 1
	00 = Length is 1 x To
bit 5-0	BRP<5:0>: Baud Rate Prescaler bits
	11 1111 = TQ = 2 x 64 x 1/FCAN
	•
	•
	•
	00 0010 = TQ = 2 x 3 x 1/FCAN 00 0001 = TQ = 2 x 2 x 1/FCAN 00 0000 = TQ = 2 x 1 x 1/FCAN

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x			
_	WAKFIL		_	_		SEG2PH<2:0>				
oit 15							bit 8			
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
SEG2PHTS	SAM	S	GEG1PH<2:0	>		PRSEG<2:0>				
oit 7							bit 0			
egend:										
R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, rea	d as '0'				
n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own			
bit 15	Unimpleme	nted: Read as 'd)'							
bit 14	WAKFIL: Se	elect CAN bus Li	ne Filter for \	Wake-up bit						
		N bus line filter fo								
	0 = CAN bus	s line filter is not	used for wak	æ-up						
oit 13-11	Unimplemented: Read as '0'									
oit 10-8	SEG2PH<2:0>: Phase Segment 2 bits									
	111 = Lengt	h is 8 x Tq								
	•									
	•									
	•									
.:. 7	000 = Lengt			a at hit						
pit 7		: Phase Segmen	it 2 Time Sel	ect bit						
	 Freely programmable Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater 									
oit 6		le of the CAN bu			j mile (ii 1 <i>)</i> , v	nicheven le great	.01			
		is sampled three		sample point						
		is sampled once								
oit 5-3	SEG1PH<2:	0>: Phase Segn	nent 1 bits							
	111 = Lengt	h is 8 x Tq								
	•									
	•									
	•									
	000 = Lengt	h is 1 x Tq								
oit 2-0		>: Propagation]	Time Segmei	nt bits						
	111 = Lengt	h is 8 x Tq								
	•									
	•									
	•									
	000 = Lengt									

REGISTER Z	I-II. CIFEN	I. ECAN ····· A	CCEPTANC		NADLE REGI	SIEK	
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0
bit 7							bit 0
Legend:		C = Writeable	bit, but only '	0' can be writte	en to clear the b	it	
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	

'0' = Bit is cleared

x = Bit is unknown

REGISTER 21-11: CIFEN1: ECAN™ ACCEPTANCE FILTER ENABLE REGISTER ^{www.DataSheet4U.com}

bit 15-0

bit 7

-n = Value at POR

FLTENn: Enable Filter n to Accept Messages bits

'1' = Bit is set

1 = Enable Filter n

0 = Disable Filter n

REGISTER 21-12: CiBUFPNT1: ECAN™ FILTER 0-3 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F3BP<	<3:0>			F2BP	<3:0>	
bit 15							bit 8
r							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F1BP<	<3:0>			F0BP	<3:0>	

FIDE S.02

Legend:	C = Writeable bit, but only '	0' can be written to clear the b	bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12	F3BP<3:0>: RX Buffer Mask for Filter 3 bits 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14
	•
	•
	•
	0001 = Filter hits received in RX Buffer 1
	0000 = Filter hits received in RX Buffer 0
bit 11-8	F2BP<3:0>: RX Buffer Mask for Filter 2 bits (same values as bit 15-12)
bit 7-4	F1BP<3:0>: RX Buffer Mask for Filter 1 bits (same values as bit 15-12)
bit 3-0	F0BP<3:0>: RX Buffer Mask for Filter 0 bits (same values as bit 15-12)

bit 0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	F7BP<3:0>				F6BI	P<3:0>			
bit 15				•			bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	F5BP<3:0>				F4BF	^D <3:0>			
bit 7							bit C		
Legend:		C = Writeable	e bit, but only '	0' can be writte	n to clear the	bit			
R = Readable bit W = Writable bit		U = Unimplem	nented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cleared x = Bit i		x = Bit is unkr	is unknown		
bit 15-12	F7BP<3:0>:	RX Buffer Mas	k for Filter 7 bi	ts					
	1111 = Filter hits received in RX FIFO buffer								
	1110 = Filte	r hits received in	n RX Buffer 14						
	•								
	•								
	•								
		r hits received in r hits received in							
bit 11-8		RX Buffer Mas		ts (same value	s as bit 15-12)	1			
bit 7-4		F5BP<3:0>: RX Buffer Mask for Filter 5 bits (same values as bit 15-12)							

	,
bit 3-0	F4BP<3:0>: RX Buffer Mask for Filter 4 bits (same values as bit 15-12)

REGISTER 21-14: CIBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F11BP<3:0>					P<3:0>			
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
N/W-0	F9BP		N/W-U	N/W-0		P<3:0>	FV/V-0	
bit 7	1 901	<0.02			ГОВГ	<0.0×	bit 0	
Legend:		C = Writeable	bit, but only	'0' can be writte	n to clear the b	pit		
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-12	1111 = Filter 1110 = Filter • • • •	RX Buffer Mas hits received ir hits received ir hits received ir hits received ir	n RX FIFO bu n RX Buffer 1 n RX Buffer 1	ffer				
bit 11-8	F10BP<3:0>	: RX Buffer Ma	sk for Filter 1	0 bits (same val	ues as bit 15-1	2)		
bit 7-4				oits (same value				
bit 3-0	F8BP<3:0>:	DV Buffor Mael	for Eiltor 8 h	vite (como voluo	a aa hit 15 12)			

www.DataSheet4U.com

REGISTER 21-15: CIBUFPNT4: ECAN™ FILTER 12-15 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F15BF	°<3:0>			F14B	P<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F13BF	v<3:0>		F12BP<3:0>			
bit 7				·			bit 0
Legend:		C = Writeable	bit, but only	0' can be written	to clear the t	oit	
R = Readable	bit	W = Writable		U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is clear		x = Bit is unkr	nown

bit 15-12	F15BP<3:0>: RX Buffer Mask for Filter 15 bits 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14
	•
	•
	•
	0001 = Filter hits received in RX Buffer 1
	0000 = Filter hits received in RX Buffer 0
bit 11-8	F14BP<3:0>: RX Buffer Mask for Filter 14 bits (same values as bit 15-12)
bit 7-4	F13BP<3:0>: RX Buffer Mask for Filter 13 bits (same values as bit 15-12)
bit 3-0	F12BP<3:0>: RX Buffer Mask for Filter 12 bits (same values as bit 15-12)

REGISTER		FnSID: ECAN • 0-15)	™ ACCEPT	ANCE FILTEI	R STANDARI	DIDENTIFIEF	REGISTER	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	
bit 15							bit 8	
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x	
SID2	SID1	SID0	_	EXIDE		EID17	EID16	
bit 7							bit 0	
Legend:		C = Writeable	bit, but only	'0' can be writte	en to clear the b	oit		
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	x = Bit is unknown	
bit 15-5	1 = Message 0 = Message	Standard Identifi e address bit SIE e address bit SIE	Dx must be '1 Dx must be '0					
bit 4	Unimpleme	nted: Read as '	0′					

EXIDE: Extended Identifier Enable bit

1 = Match only messages with extended identifier addresses 0 = Match only messages with standard identifier addresses

1 = Message address bit EIDx must be '1' to match filter 0 = Message address bit EIDx must be '0' to match filter

If MIDE = 1 then:

If MIDE = 0 then: Ignore EXIDE bit.

Unimplemented: Read as '0'

EID<17:16>: Extended Identifier bits

	www.DataSheet4U.com
REGISTER 21-16:	CIRXFnSID: ECAN™ ACCEPTANCE FILTER STANDARD IDENTIFIER REGISTER
	n (n = 0-15)

bit 3

bit 2

bit 1-0

REGISTER 2	1-17: CiRXF n (n = 0		™ ACCEPT/	ANCE FILTE	R EXTENDED	IDENTIFIER	REGISTER
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:	C = Writeable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0

1 = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

REGISTER 21-18: CiFMSKSEL1: ECAN™ FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7MSł	<<1:0>	F6MSł	<<1:0>	F5MS	K<1:0>	F4MSł	<<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3MSł	<<1:0>	F2MSł	<<1:0>	F1MS	K<1:0>	F0MSł	<<1:0>
bit 7							bit 0

Legend:	C = Writeable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	F7MSK<1:0>: Mask Source for Filter 7 bits 11 = Reserved
	10 = Acceptance Mask 2 registers contain mask
	01 = Acceptance Mask 1 registers contain mask
	00 = Acceptance Mask 0 registers contain mask
bit 13-12	F6MSK<1:0>: Mask Source for Filter 6 bits (same values as bit 15-14)
bit 11-10	F5MSK<1:0>: Mask Source for Filter 5 bits (same values as bit 15-14)
bit 9-8	F4MSK<1:0>: Mask Source for Filter 4 bits (same values as bit 15-14)
bit 7-6	F3MSK<1:0>: Mask Source for Filter 3 bits (same values as bit 15-14)
bit 5-4	F2MSK<1:0>: Mask Source for Filter 2 bits (same values as bit 15-14)
bit 3-2	F1MSK<1:0>: Mask Source for Filter 1 bits (same values as bit 15-14)
bit 1-0	F0MSK<1:0>: Mask Source for Filter 0 bits (same values as bit 15-14)

www.DataSheet4U.com

EID<15:0>: Extended Identifier bits

www.DataSheet4U.com

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F15MSK<1:0>		F14MS	K<1:0>	F13MS	SK<1:0>	F12MS	K<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F11M	SK<1:0>	F10MS	K<1:0>	F9MS	K<1:0>	F8MSI	<<1:0>
bit 7		1		1			bit 0
Legend:		C = Writeable	bit but only '	0' can be writte	n to clear the h	it	
R = Readabl	e bit	W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-14	11 = Reserve 10 = Accepta	ince Mask 2 reg		n mask			
		ince Mask 0 reg	gisters contair	n mask			
bit 13-12	00 = Accepta	ince Mask 0 reg		n mask bits (same valu	ies as bit 15-14	•)	
bit 13-12 bit 11-10	00 = Accepta F14MSK<1:0	ince Mask 0 ree >: Mask Sourc	e for Filter 14				
	00 = Accepta F14MSK<1:0 F13MSK<1:0	ince Mask 0 reg >: Mask Sourc >: Mask Sourc	e for Filter 14 e for Filter 13	bits (same valu	ues as bit 15-14	•)	
bit 11-10	00 = Accepta F14MSK<1:0 F13MSK<1:0 F12MSK<1:0	nce Mask 0 reg)>: Mask Sourc)>: Mask Sourc)>: Mask Sourc	e for Filter 14 e for Filter 13 e for Filter 12	bits (same valu bits (same valu	ues as bit 15-14 ues as bit 15-14	+) +)	
bit 11-10 bit 9-8	00 = Accepta F14MSK<1:0 F13MSK<1:0 F12MSK<1:0 F11MSK<1:0	nce Mask 0 reg)>: Mask Sourc)>: Mask Sourc)>: Mask Sourc)>: Mask Sourc	e for Filter 14 e for Filter 13 e for Filter 12 e for Filter 11	bits (same valu bits (same valu bits (same valu	ues as bit 15-14 ues as bit 15-14 ues as bit 15-14	+) +))	
bit 11-10 bit 9-8 bit 7-6	00 = Accepta F14MSK<1:0 F13MSK<1:0 F12MSK<1:0 F11MSK<1:0 F10MSK<1:0	nce Mask 0 reg >: Mask Sourc >: Mask Sourc >: Mask Sourc >: Mask Sourc >: Mask Sourc	e for Filter 14 e for Filter 13 e for Filter 12 e for Filter 11 e for Filter 10	bits (same valu bits (same valu bits (same valu bits (same valu	ues as bit 15-14 ues as bit 15-14 ues as bit 15-14 ues as bit 15-14	+) +))	

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15							bit 8
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	_	MIDE	—	EID17	EID16
bit 7							bit C
Legend:		C = Writeable	bit, but only '	0' can be writte	en to clear the b	it	
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set	it is set '0' = Bit is cleared x = Bit is unknown				
bit 15-5	SID<10:0>: S	Standard Identif	ier bits				
		it SIDx in filter is don't care in		on			
bit 4	Unimplemer	nted: Read as '	0'				
bit 3	MIDE: Identif	fier Receive Mo	de bit				
	0 = Match eit	ther standard of	r extended ad	dress message	dress) that corr e if filters match ID) = (Message		DE bit in filter
bit 2		nted: Read as '		•	, . U	,,	
bit 1-0	EID<17:16>:	Extended Iden	tifier bits				
		it FIDx in filter					

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison

REGISTER 21-21: CIRXMnEID: ECAN[™] ACCEPTANCE FILTER MASK EXTENDED IDENTIFIER REGISTER n (n = 0-2)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0

2101	2120	2120	2.01	LIDO	LIDE		2100
bit 7							bit 0
Legend:		C = Writeable	bit, but only '(D' can be writte	en to clear the b	it	

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison

www.DataSheet4U.com

RXFUL0

bit 0

REGISTER 2	EGISTER 21-22: CIRAFUL1: ECAN'T RECEIVE BUFFER FULL REGISTER 1									
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0			
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8			
bit 15							bit 8			
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0			

RXFUL3

RXFUL2

RXFUL1

RXFUL4

...... ALATE

Legend:	C = Writeable bit, but only	0' can be written to clear the b	pit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0 RXFUL<15:0>: Receive Buffer n Full bits

1 = Buffer is full (set by module)

RXFUL5

0 = Buffer is empty

RXFUL6

RXFUL7

bit 7

REGISTER 21-23: CIRXFUL2: ECAN™ RECEIVE BUFFER FULL REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Writeable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 RXFUL<31:16>: Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

REGISTER 2	REGISTER 21-24: CIRXOVF1: ECAN IM RECEIVE BUFFER OVERFLOW REGISTER 1								
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0		
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8		
bit 15	-						bit 8		
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0		
RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0		
bit 7							bit 0		
Logond		C - Writaabla	bit but only ")' can bo writte	n to cloar the h	it			

www.DataSheet4U.com REGISTER 21-24: CIRXOVF1: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 1

Legend:	C = Writeable bit, but only '	0' can be written to clear the b	it	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-0

RXOVF<15:0>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

REGISTER 21-25: CiRXOVF2: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Writeable bit, but	only '0' can be written to clear	the bit
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPR	<1:0>			
bit 15							bit 8			
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
TXENm	TXABTm ⁽¹⁾	TXLARBm ⁽¹⁾	TXERRm ⁽¹⁾	TXREQm	RTRENm	TXmPF	RI<1:0>			
bit 7							bit C			
Legend:		C = Writeable	bit, but only 'C)' can be writte	en to clear the bi	t				
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15-8	See Definitior	n for Bits 7-0, C	ontrols Buffer	n						
bit 7		RX Buffer Sele								
	1 = Buffer TR	Bn is a transm	t buffer							
	0 = Buffer TR	Bn is a receive	buffer							
bit 6	TXABTm: Me	essage Aborted	l bit ⁽¹⁾							
	1 = Message was aborted									
		completed trar								
bit 5		/lessage Lost A								
		lost arbitration								
	•	did not lose ar		•						
bit 4		ror Detected D	•							
	 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent 									
bit 3		essage Send R		bodge was bei	ng sent					
bit 0		0	•	bit automatica	ally clears when	the message is	s successfully			
	sent.									
	0	he bit to '0' wh	•	Ũ	ibort.					
bit 2		ito-Remote Tra								
		 1 = When a remote transmit is received, TXREQ will be set 0 = When a remote transmit is received, TXREQ will be unaffected 								
bit 1-0			,		unanecieu					
		>: Message Tra message priori		Unity Dits						
	-	ermediate mes	-							
	0	rmediate mess								

Note 1: This bit is cleared when TXREQ is set.

Note: The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM.

21.4 ECAN Message Buffers

www.DataSheet4U.com

ECAN Message Buffers are part of DMA RAM Memory. They are not ECAN Special Function Registers. The user application must directly write into the DMA RAM area that is configured for ECAN Message Buffers. The location and size of the buffer area is defined by the user application.

BUFFER 21-1: ECAN[™] MESSAGE BUFFER WORD 0

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—	SID10	SID9	SID8	SID7	SID6
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID5 | SID4 | SID3 | SID2 | SID1 | SID0 | SRR | IDE |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-2	SID<10:0>: Standard Identifier bits
bit 1	SRR: Substitute Remote Request bit
	 1 = Message will request remote transmission 0 = Normal message
bit 0	IDE: Extended Identifier bit
	 1 = Message will transmit extended identifier 0 = Message will transmit standard identifier

BUFFER 21-2: ECAN[™] MESSAGE BUFFER WORD 1

DOI 1 EK 21-2.	LOAN	MECOACE	DOLLEN				
U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
_	—		_	EID17	EID16	EID15	EID14
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6
bit 7							bit 0
Legend:							
R = Readable b	it	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

BUFFER 21-3	: ECAN	I [™] MESSAGE	BUFFER W	VORD 2		~~~	vw.DataSheet4	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1	
bit 15							bit 8	
U-x	U-x	U-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
—	_	—	RB0	DLC3	DLC2	DLC1	DLC0	
bit 7							bit 0	
Legend:			L :4			-l (0)		
R = Readable b	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'		
-n = Value at Po	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		
bit 15-10	EID<5:0>: ⊟	xtended Identifie	er bits					
bit 9	RTR: Remo	te Transmission	Request bit					
		e will request rer	-	ssion				
bit 8	RB1: Reserv	•						
	User must se	et this bit to '0' p	er CAN proto	ocol.				
bit 7-5	Unimpleme	nted: Read as '	כי					
bit 4	RB0: Reserv	ved Bit 0						
	User must se	et this bit to '0' p	er CAN proto	ocol.				
bit 3-0	DLC<3:0>:	Data Length Coo	de bits					

BUFFER 21-4: ECAN[™] MESSAGE BUFFER WORD 3

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	/te 1			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	/te 0			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-8 Byte 1<15:8>: ECAN™ Message Byte 0

bit 7-0 Byte 0<7:0>: ECAN Message Byte 1

BUFFER 21-5:	ECA	N [™] MESSAGE B		VORD 4		www.Do	ataSheet4U.cor
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			B	/te 3			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			B	/te 2			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at POF	२	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own

bit 15-8 Byte 3<15:8>: ECAN™ Message Byte 3

bit 7-0 Byte 2<7:0>: ECAN Message Byte 2

BUFFER 21-6: ECAN[™] MESSAGE BUFFER WORD 5

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	/te 5			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	/te 4			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-8 **Byte 5<15:8>:** ECAN™ Message Byte 5

bit 7-0 Byte 4<7:0>: ECAN Message Byte 4

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	/te 7			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	/te 6			
bit 7							bit 0
Legend:							
R = Readable bi	t	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at PO	R	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
	•	>: ECAN™ Mes : ECAN Messaç	• •				
bit 7-0 I	Byte 6<7:0>:		ge Byte 6	/ORD 7			
bit 7-0 I	Byte 6<7:0>:	: ECAN Messag	ge Byte 6	/ORD 7 R/W-x	R/W-x	R/W-x	R/W-x
bit 7-0 I BUFFER 21-8:	Byte 6<7:0>: ECAN	ECAN Messag ™ MESSAGE	ge Byte 6 BUFFER V	-	R/W-x FILHIT<4:0>(R/W-x
bit 7-0 I BUFFER 21-8:	Byte 6<7:0>: ECAN	ECAN Messag ™ MESSAGE	ge Byte 6 BUFFER V	-			R/W-x bit 8
bit 7-0	Byte 6<7:0>: ECAN U-0 —	ECAN Messag [™] MESSAGE U-0 U-0	BUFFER V R/W-x	R/W-x	FILHIT<4:0>(1)	bit 8
bit 7-0 E BUFFER 21-8: U-0	Byte 6<7:0>: ECAN	ECAN Messag ™ MESSAGE	ge Byte 6 BUFFER V	-			

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits⁽¹⁾

Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

Note 1: Only written by module for receive buffers, unused for transmit buffers.

22.0 HIGH-SPEED 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- **Note 1:** This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 dsPIC33FJ64GS406/606/608/610 and families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 44. "High-Speed 10-Bit Analog-to-Digital Converter (ADC)" (DS70321) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices provide high-speed successive approximation Analog-to-Digital conversions to support applications such as AC/DC and DC/DC power converters.

22.1 Features Overview

The ADC module incorporates the following features:

- 10-bit resolution
- Unipolar inputs
- Up to two Successive Approximation Registers (SARs)
- · Up to 24 external input channels
- Two internal analog inputs
- Dedicated result register for each analog input
- ±1 LSB accuracy at 3.3V
- Single supply operation
- 4 Msps conversion rate at 3.3V (devices with two SARs)
- 2 Msps conversion rate at 3.3V (devices with one SAR)
- Low-power CMOS technology

22.2 Module Description DataSheet4U.com

This ADC module is designed for applications that require low latency between the request for conversion and the resultant output data. Typical applications include:

- AC/DC power supplies
- DC/DC converters
- Power Factor Correction (PFC)

This ADC works with the high-speed PWM module in power control applications that require high-frequency control loops. This module can sample and convert two analog inputs in a 0.5 microsecond when two SARs are used. This small conversion delay reduces the "phase lag" between measurement and control system response.

Up to five inputs may be sampled at a time (four inputs from the dedicated sample and hold circuits and one from the shared sample and hold circuit). If multiple inputs request conversion, the ADC will convert them in a sequential manner, starting with the lowest order input.

This ADC design provides each pair of analog inputs (AN1,AN0), (AN3,AN2),..., the ability to specify its own trigger source out of a maximum of sixteen different trigger sources. This capability allows this ADC to sample and convert analog inputs that are associated with PWM generators operating on independent time bases.

The user application typically requires synchronization between analog data sampling and PWM output to the application circuit. The very high-speed operation of this ADC module allows "data on demand".

In addition, several hardware features have been added to the peripheral interface to improve real-time performance in a typical DSP-based application.

- · Result alignment options
- · Automated sampling
- · External conversion start control
- Two internal inputs to monitor 1.2V internal reference and EXTREF input signal

A block diagram of the ADC module is shown in Figure 22-2.

22.3 Module Functionality

The high-speed 10-bit ADC is designed to support power conversion applications when used with the High-Speed PWM module. The ADC may have one or two SAR modules, depending on the device variant. If two SARs are present on a device, two conversions can be processed at a time, yielding 4 Msps conversion rate. If only one SAR is present on a device, only one conversion can be processed at a time, yielding 2 Msps conversion rate. The high-speed 10-bit ADC produces two 10-bit conversion results in a 0.5 microsecond.

The ADC module supports up to 24 external analog inputs and two internal analog inputs. To monitor reference voltage, two internal inputs, AN24 and AN25, are connected to the EXTREF and internal band gap voltages (1.2V), respectively.

The analog reference voltage is defined as the device supply voltage (AVDD/AVSS).


The ADC module uses the following control and com STATUS registers:


- ADCON: A/D Control Register
- ADSTAT: A/D Status Register
- ADBASE: A/D Base Register
- ADPCFG: A/D Port Configuration Register
- ADPCFG2: A/D Port Configuration Register 2
- ADCPC0: A/D Convert Pair Control Register 0
- ADCPC1: A/D Convert Pair Control Register 1
- ADCPC2: A/D Convert Pair Control Register 2
- · ADCPC3: A/D Convert Pair Control Register 3
- ADCPC4: A/D Convert Pair Control Register 4
- ADCPC5: A/D Convert Pair Control Register 5
- ADCPC6: A/D Convert Pair Control Register 6


The ADCON register controls the operation of the ADC module. The ADSTAT register displays the status of the conversion processes. The ADPCFG registers configure the port pins as analog inputs or as digital I/O. The ADCPCx registers control the triggering of the ADC conversions. See Register 22-1 through Register 22-12 for detailed bit configurations.


Note: A unique feature of the ADC module is its ability to sample inputs in an asynchronous manner. Individual sample and hold circuits can be triggered independently of each other.


FIGURE 22-1: ADC BLOCK DIAGRAM FOR dsPIC33FJ32GS406 AND dsPIC33FJ64GS406^{heet4U.com} DEVICES WITH ONE SAR

















R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0
ADON	_	ADSIDL	SLOWCLK ⁽¹⁾	_	GSWTRG	_	FORM ⁽¹⁾
pit 15							bit 8
DAALO	DANO				DAALO		
R/W-0 EIE ⁽¹⁾	R/W-0	R/W-0 SEQSAMP ⁽¹⁾	R/W-0 ASYNCSAMP ⁽¹⁾	U-0	R/W-0	R/W-1 ADCS<2:0> ⁽¹⁾	R/W-1
	URDER."	SEQSAMP	ASTNCSAMP	—		ADCS<2:0>(*)	
pit 7							bit C
_egend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	emented bit, rea	id as '0'	
n = Value a	t POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unk	nown
oit 15		Operating Mode	e hit				
<i>л</i> (10		verter module is					
	0 = A/D con		operating				
pit 14	Unimpleme	nted: Read as '	0'				
bit 13	ADSIDL: St	op in Idle Mode	bit				
			eration when devic	e enters Idle	mode		
			tion in Idle mode	(1)			
bit 12			w Clock Divider b				
		•	auxiliary PLL (ACL mary PLL (Fvco)	_K)			
oit 11		ented: Read as '	• • •				
pit 10	•p.ee						
אנוט	GSWTRG: (Global Software					
		Global Software it is set by the u	Trigger bit	conversions if	selected by the	e TRGSRC<4:	0> bits in the
	When this b	it is set by the u			•		
	When this b ADCPCx reg bit is not aut	it is set by the u gisters. This bit r to-clearing).	Trigger bit ser, it will trigger on nust be cleared by		•		
bit 9	When this b ADCPCx reg bit is not aut Unimpleme	it is set by the u gisters. This bit r to-clearing). e nted: Read as '	Trigger bit Iser, it will trigger of nust be cleared by 0'		•		
bit 9	When this b ADCPCx reg bit is not aut Unimpleme FORM: Data	it is set by the u gisters. This bit r to-clearing). e nted: Read as ' a Output Format	Trigger bit Iser, it will trigger of nust be cleared by 0' : bit ⁽¹⁾	the user prio	•		
bit 9	When this b ADCPCx reg bit is not aut Unimpleme FORM: Data 1 = Fraction	it is set by the u gisters. This bit r to-clearing). e nted: Read as ' a Output Format al (DOUT = ddd	Trigger bit Iser, it will trigger of nust be cleared by 0' : bit ⁽¹⁾ Id dddd dd00 0	the user prio	•		
bit 9 bit 8	When this b ADCPCx reg bit is not aut Unimpleme FORM: Data 1 = Fraction 0 = Integer (it is set by the u gisters. This bit r to-clearing). ented: Read as ⁶ a Output Format al (DOUT = ddd (DOUT = 0000 (Trigger bit Iser, it will trigger of nust be cleared by 0' 1 bit ⁽¹⁾ Id dddd dd00 0 00dd dddd dddd	the user prio	•		
bit 9 bit 8	When this b ADCPCx reg bit is not aut Unimpleme FORM: Data 1 = Fraction 0 = Integer (EIE: Early Ir	it is set by the u gisters. This bit r to-clearing). ented: Read as ' a Output Format al (DOUT = ddd (DOUT = 0000 (nterrupt Enable	Trigger bit Iser, it will trigger of nust be cleared by 0' t bit ⁽¹⁾ Id dddd dd00 0 00dd dddd dddo bit ⁽¹⁾	v the user prio	r to initiating and		
bit 9 bit 8	When this b ADCPCx reg bit is not aut Unimpleme FORM: Data 1 = Fraction 0 = Integer (EIE: Early Ir 1 = Interrupt	it is set by the u gisters. This bit r to-clearing). ented: Read as ' a Output Format al (DOUT = ddd (DOUT = 0000 (nterrupt Enable i t is generated af	Trigger bit Iser, it will trigger of nust be cleared by 0' 1 bit ⁽¹⁾ Id dddd dd00 0 00dd dddd dddd	v the user prio	r to initiating and		
bit 9 bit 8 bit 7	When this b ADCPCx reg bit is not aut Unimpleme FORM: Data 1 = Fraction 0 = Integer (EIE: Early Ir 1 = Interrupt 0 = Interrupt	it is set by the u gisters. This bit r to-clearing). ented: Read as ' a Output Format al (DOUT = ddd (DOUT = 0000 (nterrupt Enable i t is generated af	Trigger bit Iser, it will trigger of nust be cleared by 0' 1 bit ⁽¹⁾ Id dddd dd00 0 00dd dddd dddo bit ⁽¹⁾ fter first conversion fter second conver	v the user prio	r to initiating and		
bit 9 bit 8 bit 7	When this b ADCPCx reg bit is not aut Unimpleme FORM: Data 1 = Fraction 0 = Integer (EIE: Early Ir 1 = Interrupt 0 = Interrupt ORDER: Co 1 = Odd nur	it is set by the u gisters. This bit r to-clearing). ented: Read as a a Output Format (DOUT = ddd (DOUT = 0000 (hterrupt Enable t is generated at poversion Order mbered analog i	Trigger bit lser, it will trigger of nust be cleared by 0' a bit ⁽¹⁾ Id dddd dd00 0 00dd dddd dd00 0 bit ⁽¹⁾ fter first conversion fter second conver bit ⁽¹⁾ nput is converted t	v the user prio	r to initiating and d eted by conversion o	other global trig	gger (i.e., this ered input
bit 9 bit 8 bit 7 bit 6	When this b ADCPCx reg bit is not aut Unimpleme FORM: Data 1 = Fraction 0 = Integer (EIE: Early Ir 1 = Interrupt 0 = Interrupt ORDER: Co 1 = Odd nur 0 = Even nu	it is set by the u gisters. This bit r to-clearing). ented: Read as a a Output Format al (DOUT = ddd (DOUT = 0000 (nterrupt Enable I t is generated at t is generated at onversion Order mbered analog i imbered analog	Trigger bit lser, it will trigger of nust be cleared by 0' 2 bit ⁽¹⁾ ld dddd dd00 0 00dd dddd dddo bit ⁽¹⁾ fter first conversion fter second conver bit ⁽¹⁾ nput is converted f input is converted	v the user prio	r to initiating and d eted by conversion o	other global trig	gger (i.e., this ered input
bit 9 bit 8 bit 7 bit 6	When this b ADCPCx reg bit is not aut Unimpleme FORM : Data 1 = Fraction 0 = Integer (EIE : Early Ir 1 = Interrupt 0 = Interrupt 0 = Interrupt ORDER : Co 1 = Odd nur 0 = Even nu SEQSAMP :	it is set by the u gisters. This bit r to-clearing). ented: Read as $^{\circ}$ a Output Format al (DOUT = ddd (DOUT = 0000 (nterrupt Enable) t is generated at t is generated at onversion Order mbered analog i umbered analog i Sequential San	Trigger bit Iser, it will trigger of nust be cleared by 0' 1 bit(1) 1d dddd dd00 0 00dd dddd dddo bit(1) fter first conversion fter second conver bit(1) nput is converted f input is converted f nple Enable bit(1)	v the user prio	r to initiating and eted by conversion o by conversion	other global trig of even numbe of odd numbe	gger (i.e., this ered input ired input
bit 9 bit 8 bit 7 bit 6	When this b ADCPCx reg bit is not aut Unimpleme FORM : Data 1 = Fraction 0 = Integer (EIE : Early Ir 1 = Interrupt 0 = Interrupt ORDER : Co 1 = Odd nur 0 = Even nu SEQSAMP : 1 = Shared ORDEF	it is set by the u gisters. This bit r to-clearing). anted: Read as a a Output Format al (DOUT = ddd (DOUT = 0000 (nterrupt Enable) t is generated at t is generated at onversion Order mbered analog i umbered analog i Sequential Sam Sample and H R = 0. If ORDER	Trigger bit Iser, it will trigger of nust be cleared by 0' 1 bit ⁽¹⁾ 1d dddd dd00 0 00dd dddd dddo bit ⁽¹⁾ fter first conversion fter second conver bit ⁽¹⁾ nput is converted nple Enable bit ⁽¹⁾ fold (S&H) circuit 1 = 1, then the sha	v the user prio	t to initiating and eted by conversion of by conversion at the start of ampled at the st	other global trig of even numbe of odd numbe the second o art of the first o	ered input red input conversion i conversion.
bit 9 bit 8 bit 7 bit 6	When this b ADCPCx reg bit is not aut Unimpleme FORM : Data 1 = Fraction 0 = Integer (EIE : Early Ir 1 = Interrupt 0 = Interrupt ORDER : Co 1 = Odd nur 0 = Even nu SEQSAMP : 1 = Shared ORDEF 0 = Shared	it is set by the u gisters. This bit r to-clearing). anted: Read as a a Output Format al (DOUT = ddd (DOUT = 0000 (nterrupt Enable) t is generated at t is generated at t is generated at onversion Order mbered analog i umbered analog i sequential San Sample and H R = 0. If ORDER S&H is sample	Trigger bit Iser, it will trigger of nust be cleared by 0' 1 bit ⁽¹⁾ 1d dddd dd00 0 00dd dddd dddo bit ⁽¹⁾ fter first conversion fter second conver bit ⁽¹⁾ nput is converted nple Enable bit ⁽¹⁾ 1old (S&H) circuit 1 then the sha d at the same time	the user prio (000) a) n is completed rsion is compl first, followed l first, followed t is sampled red S&H is sa the dedicate	to initiating and eted by conversion of by conversion at the start of ampled at the st d S&H is sampl	other global trig of even numbe of odd numbe the second o art of the first o ed if the share	ered input ered input red input conversion i conversion. ed S&H is no
bit 9 bit 8 bit 7 bit 6	When this b ADCPCx reg bit is not aut Unimpleme FORM : Data 1 = Fraction 0 = Integer (EIE : Early Ir 1 = Interrupt 0 = Interrupt ORDER : Co 1 = Odd nur 0 = Even nu SEQSAMP : 1 = Shared ORDEF 0 = Shared current	it is set by the u gisters. This bit r to-clearing). anted: Read as a a Output Formal al (DOUT = ddd (DOUT = 0000 (hterrupt Enable) t is generated at t is generated at onversion Order mbered analog Sequential Sam Sample and H R = 0. If ORDER S&H is sampled	Trigger bit Iser, it will trigger of nust be cleared by 0' 1 bit ⁽¹⁾ 1d dddd dd00 0 00dd dddd dddo bit ⁽¹⁾ fter first conversion fter second conver bit ⁽¹⁾ nput is converted nple Enable bit ⁽¹⁾ Hold (S&H) circuit 1 then the sha d at the same time existing conversion	the user prio (1000) (1) n is completed rsion is compl first, followed I first, followed I first, followed I first, followed t is sampled red S&H is sa the dedicate on process. I	to initiating and eted by conversion at the start of ampled at the st d S&H is sampl f the shared S&	of even number of odd number of odd number the second of art of the first of ed if the share &H is busy at	ered input red input conversion i conversion. ed S&H is no the time the
bit 9 bit 8 bit 7 bit 6	When this b ADCPCx reg bit is not aut Unimpleme FORM : Data 1 = Fraction 0 = Integer (EIE : Early Ir 1 = Interrupt 0 = Interrupt ORDER : Co 1 = Odd nur 0 = Even nu SEQSAMP : 1 = Shared ORDEF 0 = Shared current	it is set by the u gisters. This bit r to-clearing). anted: Read as a a Output Formal al (DOUT = ddd (DOUT = 0000 (hterrupt Enable) t is generated at t is generated at onversion Order mbered analog Sequential Sam Sample and H R = 0. If ORDER S&H is sampled	Trigger bit Iser, it will trigger of nust be cleared by 0' 1 bit ⁽¹⁾ 1d dddd dd00 0 00dd dddd dddo bit ⁽¹⁾ fter first conversion fter second conver bit ⁽¹⁾ nput is converted nple Enable bit ⁽¹⁾ 1old (S&H) circuit 1 then the sha d at the same time	the user prio (1000) (1) n is completed rsion is compl first, followed I first, followed I first, followed I first, followed t is sampled red S&H is sa the dedicate on process. I	to initiating and eted by conversion at the start of ampled at the st d S&H is sampl f the shared S&	of even number of odd number of odd number the second of art of the first of ed if the share &H is busy at	ered input red input conversion i conversion. d S&H is no the time the
bit 9 bit 8 bit 7 bit 6 bit 5	When this b ADCPCx reg bit is not aut Unimpleme FORM: Data 1 = Fraction 0 = Integer (EIE: Early Ir 1 = Interrupt 0 = Interrupt 0 = Interrupt 0 = Interrupt 0 = Even nu SEQSAMP: 1 = Shared ORDEF 0 = Shared currentl dedicate cycle.	it is set by the u gisters. This bit r to-clearing). Inted: Read as a a Output Formation (DOUT = 0000 (Conterrupt Enable) t is generated at t is generated at t is generated at t is generated analog i imbered analog i mbered analog i Sequential Sam Sample and H R = 0. If ORDER S&H is sampled y busy with an ed S&H is sampled (IP: Asynchrono	Trigger bit lser, it will trigger of nust be cleared by 0' bit(1) ld dddd dd00 0 00dd dddd dddo bit(1) fter first conversion fter second conver bit(1) nput is converted nple Enable bit(1) fold (S&H) circuit = 1, then the sha d at the same time existing conversion oled, then the sha	the user prio (1000) (1) n is completed rsion is compl first, followed I first, foll	t to initiating and d eted by conversion d by conversion at the start of ampled at the st d S&H is sampl f the shared S& sample at the s nable bit ⁽¹⁾	other global trig of even numbe of odd numbe the second o art of the first o ed if the share &H is busy at start of the new	ered input red input red input conversion i conversion. ed S&H is no the time the w conversior
bit 9 bit 8 bit 7 bit 6 bit 5	When this b ADCPCx reg bit is not aut Unimpleme FORM : Data 1 = Fraction 0 = Integer (EIE : Early Ir 1 = Interrupt ORDER : Co 1 = Odd nur 0 = Even nu SEQSAMP : 1 = Shared ORDEF 0 = Shared currentl dedicate cycle.	it is set by the u gisters. This bit r to-clearing). anted: Read as a a Output Format al (DOUT = ddd (DOUT = 0000 (nterrupt Enable) t is generated at t is generated at t is generated at onversion Order mbered analog i umbered analog i sequential Sam Sample and H R = 0. If ORDER S&H is sampled busy with an ed S&H is sampled busy with an ed S&H is sampled	Trigger bit lser, it will trigger of nust be cleared by 0' bit(1) dd dddd dd00 0 00dd dddd dddo bit(1) fter first conversion fter second conver bit(1) nput is converted nple Enable bit(1) fold (S&H) circuit = 1, then the sha d at the same time existing conversion oled, then the sha	the user prio (1000) (1) n is completed rsion is compl first, followed I first, foll	t to initiating and d eted by conversion d by conversion at the start of ampled at the st d S&H is sampl f the shared S& sample at the s nable bit ⁽¹⁾	other global trig of even numbe of odd numbe the second o art of the first o ed if the share &H is busy at start of the new	ered input red input red input conversion i conversion. ed S&H is no the time the w conversior
bit 9 bit 8 bit 7	When this b ADCPCx reg bit is not aut Unimpleme FORM : Data 1 = Fraction 0 = Integer (EIE : Early Ir 1 = Interrupt 0 = Interrupt ORDER : Co 1 = Odd nur 0 = Even nu SEQSAMP : 1 = Shared ORDEF 0 = Shared currentl dedicate cycle. ASYNCSAM 1 = The dec pulse is	it is set by the u gisters. This bit r to-clearing). a Output Formal al (DOUT = ddd (DOUT = 0000 (hterrupt Enable I t is generated at t is generated at onversion Order mbered analog i imbered analog i sequential Sam Sample and H R = 0. If ORDER S&H is sampled busy with an ed S&H is sampled busy with an	Trigger bit lser, it will trigger of nust be cleared by 0' bit(1) ld dddd dd00 0 00dd dddd dddo bit(1) fter first conversion fter second conver bit(1) nput is converted nple Enable bit(1) fold (S&H) circuit = 1, then the sha d at the same time existing conversion oled, then the sha	the user prio (1000) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1	r to initiating and eted by conversion of by conversion at the start of ampled at the st d S&H is sampl f the shared S& sample at the s nable bit ⁽¹⁾ erminates samp	other global trig of even numbe of odd numbe the second o art of the first o ed if the share &H is busy at start of the new shart of the new	gger (i.e., this ered input red input conversion i conversion. ed S&H is no the time the w conversion as the trigge

Note 1: This control bit can only be changed while the ADC is disabled (ADON = 0).

REGISTER 22-1: ADCON: A/D CONTROL REGISTER (CONTINUED)

www.DataSheet4U.com

- bit 3 Unimplemented: Read as '0'
- bit 2-0 ADCS<2:0>: A/D Conversion Clock Divider Select bits⁽¹⁾
 - 111 = FADC/8 110 = FADC/7 101 = FADC/6 100 = FADC/5 011 = FADC/4 (default) 010 = FADC/3 001 = FADC/2 000 = FADC/1

Note 1: This control bit can only be changed while the ADC is disabled (ADON = 0).

	U-0	U-0	R/C-0, HS	R/C-0, HS	R/C-0, HS	R/C-0, HS	R/C-0, HS
			P12RDY	P11RDY	P10RDY	P9RDY	P8RDY
oit 15	•						bit 8
R/C-0, HS	6 R/C-0, HS	R/C-0, HS	R/C-0, HS	R/C-0, HS	R/C-0, HS	R/C-0, HS	R/C-0, HS
P7RDY	P6RDY	P5RDY	P4RDY	P3RDY	P2RDY	P1RDY	P0RDY
pit 7	·						bit (
₋egend: R = Readal	ala hit	W = Writable b	.i+	II – Unimploi	mented bit, rea	d as '0'	
n = Value a		'1' = Bit is set	11	'0' = Bit is cle		x = Bit is unki	
C = Clearal		HS = Hardwar	e Settable bit		areu	x = bit is unki	IOWII
oit 15-13	Unimpleme	nted: Read as ')'				
pit 6	-	onversion Data for		v bit			
		en data is ready			s written to this	bit.	
oit 5		nversion Data fo					
		en data is ready		•	written to this	bit.	
oit 4		nversion Data f					
	Bit is set who	en data is ready	in buffer, cleare	d when a '0' is	written to this	bit.	
oit 3	P9RDY: Cor	version Data for	Pair 9 Ready b	pit			
	Bit is set whe	en data is ready	in buffer, cleare	d when a '0' is	written to this	bit.	
oit 2	P8RDY: Cor	version Data for	Pair 8 Ready b	bit			
	Bit is set who	en data is ready	in buffer, cleare	d when a '0' is	s written to this	bit.	
pit 1	P7RDY: Cor	version Data for	Pair 7 Ready b	bit			
	Bit is set who	en data is ready	in buffer, cleare	ed when a '0' is	s written to this	bit.	
oit 6	P6RDY: Cor	version Data for	Pair 6 Ready b	pit			
	Bit is set whe	en data is ready	in buffer, cleare	ed when a '0' is	s written to this	bit.	
oit 5	P5RDY: Cor	version Data for	Pair 5 Ready b	pit			
	Bit is set who	en data is ready	in buffer, cleare	d when a '0' is	s written to this	bit.	
oit 4	P4RDY: Cor	version Data for	Pair 4 Ready b	bit			
	Bit is set who	en data is ready	in buffer, cleare	d when a '0' is	s written to this	bit.	
oit 3		version Data for	•				
	Bit is set whe	en data is ready	in buffer, cleare	ed when a '0' is	s written to this	bit.	
oit 2		version Data for	-				
		en data is ready			s written to this	bit.	
pit 1		version Data for					
		en data is ready		ed when a '0' is	s written to this	bit.	
oit O		iversion Data foi en data is ready	-				

REGISTER 2	2-3: ADBA	ASE: A/D BAS	E REGISTI	ER ^(1,2)		WV	vw.DataSheet4
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADBA	SE<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
		1	ADBASE<7:1	>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-1ADBASE<15:1>: This register contains the base address of the user's ADC Interrupt Service Routine
jump table. This register, when read, contains the sum of the ADBASE register contents and the
encoded value of the PxRDY Status bits.
The encoder logic provides the bit number of the highest priority PxRDY bits where P0RDY is the
highest priority, and P6RDY is the lowest priority.

bit 0 Unimplemented: Read as '0'

- **Note 1:** The encoding results are shifted left two bits so bits 1-0 of the result are always zero.
 - **2:** As an alternative to using the ADBASE Register, the ADCP0-ADCP12 ADC Pair Conversion Complete Interrupts can be used to invoke A to D conversion completion routines for individual ADC input pairs.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15					•	·	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7					•	·	bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

REGISTER 22-4: ADPCFG: A/D PORT CONFIGURATION REGISTER

www.DataSheet4U.com

PCFG<15:0>: A/D Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, A/D input multiplexor connected to AVss

0 = Port pin in Analog mode, port read input disabled, A/D samples pin voltage

REGISTER 22-5: ADPCFG2: A/D PORT CONFIGURATION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PCFG23 | PCFG22 | PCFG21 | PCFG20 | PCFG19 | PCFG18 | PCFG17 | PCFG16 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

PCFG<23:16>: A/D Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, A/D input multiplexor connected to AVss

0 = Port pin in Analog mode, port read input disabled, A/D samples pin voltage

Note: Not all PCFGx bits are available on all devices. See Figure 22-1, Figure 22-2, Figure 22-3, and Figure 22-4 for the available analog inputs (PCFGx = ANx, where x = 16-23).

bit 7-0

Note: Not all PCFGx bits are available on all devices. See Figure 22-1, Figure 22-2, Figure 22-3, and Figure 22-4 for the available analog inputs (PCFGx = ANx, where x = 0-15).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN1	PEND1	SWTRG1			TRGSRC1<4:0	>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN0	PEND0	SWTRG0			TRGSRC0<4:0	>	
bit 7							bit C
Legend:							
R = Readable		W = Writable t	bit	-	mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unki	nown
bit 15		errupt Request E RQ generation w ot generated		ed conversion	of channels AN	3 and AN2 is c	ompleted
bit 14		nding Conversion			at when selected	d triggor is ass	ortod
		ion of channels <i>I</i> ion is complete	ANU ANU ANU	∠ is p c hulliy. S	Set when selecte	u uiyyei is ass	
bit 13		oftware Trigger	l bit				
		version of AN3 a					
		tomatically clear ion is not started		are when the l	PEND1 bit is set		
bit 12-8		4:0>: Trigger 1 S		tion hits			
		er source for cor			s AN3 and AN2.		
		conversion enat		line g en en en			
		ividual software					
		bal software trig /M Special Event					
		/M Generator 1 p					
	00101 = PW	/M Generator 2 p	primary trigge	er selected			
		/M Generator 3 p					
		/M Generator 4 p /M Generator 5 p					
		/M Generator 6 p					
		/M Generator 7 p					
		/M Generator 8 p		er selected			
		ner1 period matc /M secondary sp		rigger selecter	4		
		/M Generator 1 s			4		
	01111 = PW	/M Generator 2 s	secondary tri	igger selected			
		/M Generator 3 s					
		/M Generator 4 s /M Generator 5 s					
		/M Generator 6 s					
	10100 = PW	/M Generator 7 s	secondary tri	igger selected			
		/M Generator 8 s					
		/M Generator 9 s /M Generator 1 c					
		/M Generator 2 of					
		/M Generator 3 d					
	11010 = PW	/M Generator 4 of	current-limit /	ADC trigger			
		/M Generator 5 o					
		/M Generator 6 o /M Generator 7 o					
		/M Generator 8 d					

bit 7 IRQEN0: Interrupt Request Enable 0 bit 1 = Enable IRQ generation when requested conversion of channels AN1 and AN0 is completed 0 = IRQ is not generated bit 6 PEND0: Pending Conversion Status 0 bit 1 = Conversion of channels AN1 and AN0 is pending: set when selected trigger is asserted 0 = Conversion is complete bit 5 SWTR0: Software Trigger 0 bit 1 = Start conversion of AN1 and AN0 (if selected by TRGSRC bits) ⁽¹⁾ This bit is automatically cleared by hardware when the PEND0 bit is set. 0 = Conversion is not started. bit 4-0 TRGSRC0-4(a)>: Trigger 0 Source Selection bits Selects trigger source for conversion of analog channels AN1 and AN0. 00000 = No conversion enabled 00010 = Clobal software trigger selected 00010 = Clobal software trigger selected 00100 = PWM Generator 1 primary trigger selected 00100 = PWM Generator 2 primary trigger selected 00100 = PWM Generator 2 primary trigger selected 00100 = PWM Generator 7 primary trigger selected 00101 = PWM Generator 7 primary trigger selected 01001 = PWM Generator 7 secondary trigger selected 01011 = PWM Generator 6 secondary trigger se	REGISTER 22	2-6: ADCPC0: A/D CONVERT PAIR CONTROL REGISTER 0 (CONTINUED) ^{taSheet4U.com}
 a FIRQ is not generated bit 6 PEND0: Pending Conversion Status 0 bit a conversion of channels AN1 and AN0 is pending; set when selected trigger is asserted bit 5 SWTRG0: Software Trigger 0 bit a F Stat conversion of AN1 and AN0 (if selected by TRGSRC bits)⁽¹⁾ This bit is automatically cleared by hardware when the PEND0 bit is set. b c Conversion is not started. bit 4-0 TRGSRC0-44-05: Trigger 0 Source Selection bits Selects trigger source for conversion of analog channels AN1 and AN0. bit 4-0 DTRGSRC0-44-05: Trigger selected 00001 = Individual software trigger selected 00010 = CONVersion enabled 00010 = PVMM Generator 1 primary trigger selected 00101 = PVM Generator 3 primary trigger selected 00101 = PVM Generator 5 primary trigger selected 00101 = PVM Generator 5 primary trigger selected 00101 = PVM Generator 5 primary trigger selected 01001 = PVM Generator 5 primary trigger selected 01001 = PVM Generator 5 primary trigger selected 01001 = PVM Generator 7 primary trigger selected 01001 = PVM Generator 7 selected 01001 = PVM Generator 7 primary trigger selected 01001 = PVM Generator 7 selected 01001 = PVM Generator 8 primary trigger selected 01001 = PVM Generator 7 secondary trigger selected 01001 = PVM Generator 8 primary trigger selected 01001 = PVM Generator 8 primary trigger selected 0100 = PVM Generator 9 secondary trigger selected 0100 = PVM Generator 9 secondary trigger selected 0100 = PVM Generator 1 secondary trigger selected 0101 = PVM Generator 3 secondary trigger selected 0101 = PVM Generator 9 secondary trigger selected 0101	bit 7	IRQEN0: Interrupt Request Enable 0 bit
bit 6 PEND0: Pending Conversion Status 0 bit 1 = Conversion of channels AN1 and AN0 is pending; set when selected trigger is asserted 0 = Conversion is complete bit 5 SWTRG0: Software Trigger 0 bit 1 = Start conversion of AN1 and AN0 (if selected by TRGSRC bits) ⁽¹⁾ This bit is automatically cleared by hardware when the PEND0 bit is set. 0 = Conversion is not started. bit 4-0 TRGSRC0-4:0>: Trigger 0 Source Selection bits Selects trigger source for conversion of analog channels AN1 and AN0. 00000 = No conversion enabled 00011 = Individual software trigger selected 00011 = DivM Special Event Trigger selected 00111 = PWM Special Event Trigger selected 00110 = PWM Generator 1 primary trigger selected 00110 = PWM Generator 2 primary trigger selected 00110 = PWM Generator 3 primary trigger selected 00101 = PWM Generator 3 primary trigger selected 00101 = PWM Generator 4 primary trigger selected 00111 = PWM Generator 5 primary trigger selected 01011 = PWM Generator 5 primary trigger selected 01011 = PWM Generator 7 secondary trigger selected 01011 = PWM Generator 3 secondary trigger selected 01011 = PWM Generator 3 secondary trigger selected 01011 = PWM Generator 4 secondary trigger selected 01011 = PWM Generator 5 secondary trigger selected 10011 = PWM Generator 5 secondary trigger selected 10011 = PWM Generator 7 secondary trigger selected 10011 = PWM Generator 7 secondary trigger selected 10011 = PWM Generator 8 secondary trigger selected 10011 = PWM Generator 9 current-limit ADC trigg		1 = Enable IRQ generation when requested conversion of channels AN1 and AN0 is completed
1 = Conversion is complete bit 5 SWTRG: Software Trigger 0 bit 1 = Start conversion of AN1 and AN0 (if selected by TRGSRC bits) ⁽¹⁾ This bit is automatically cleared by hardware when the PEND0 bit is set. 0 = Conversion is not started. bit 4-0 TRGSRC0-4:0>: Trigger 0 Source Selection bits Selects trigger source for conversion of analog channels AN1 and AN0. 00000 = No conversion enabled 00001 = Individual software trigger selected 00010 = Global software trigger selected 00010 = FWM Special Event Trigger selected 00010 = PWM Generator 1 primary trigger selected 00101 = PWM Generator 2 primary trigger selected 00101 = PWM Generator 3 primary trigger selected 00101 = PWM Generator 4 primary trigger selected 00101 = PWM Generator 7 primary trigger selected 00100 = PWM Generator 6 primary trigger selected 00101 = PWM Generator 7 primary trigger selected 01010 = PWM Generator 6 primary trigger selected 01010 = PWM Generator 7 primary trigger selected 01011 = PWM Generator 7 primary trigger selected 01011 = PWM Generator 7 primary trigger selected 01011 = PWM Generator 7 secondary trigger selected 01111 = PWM Generator 1 secondary trigger selected 01111 = PWM Generator 3 secondary trigger selected 01111 = PWM Generator 3 secondary trigger selected 01011 = PWM Generator 3 secondary trigger selected 01011 = PWM Generator 5 secondary trigger selected 01011 = PWM Generator 7 secondary trigger selected 01011 = PWM Generator 8 secondary trigger selected 01011 = PWM Generator 6 secondary trigger selected 01011 = PWM Generator 7 scurent-limit ADC trigger 11001 = PWM Generator 2 current-limit ADC trigger 11001 = PWM Generator 6		0 = IRQ is not generated
 c Conversion is complete bit 5 SWTRG: Software Trigger 0 bit 1 = Start conversion of AN1 and AN0 (if selected by TRGSRC bits)⁽¹⁾ This bit is automatically cleared by hardware when the PEND0 bit is set. o = Conversion is not started. bit 4-0 TRGSRC0-4:0:: Trigger 0 Source Selection bits Selects trigger source for conversion of analog channels AN1 and AN0. 00000 = No conversion enabled 00010 = Individual software trigger selected 00010 = FIVM Special Event Trigger selected 00101 = PVMM Generator 2 primary trigger selected 00101 = PVMM Generator 2 primary trigger selected 00101 = PVMM Generator 3 primary trigger selected 01001 = PVMM Generator 5 primary trigger selected 01001 = PVMM Generator 7 primary trigger selected 01001 = PVMM Generator 7 primary trigger selected 01001 = PVMM Generator 7 primary trigger selected 0101 = PVMM Generator 3 secondary trigger selected 0100 = PVMM Generator 3 secondary trigger selected 0100 = PVMM Generator 5 secondary trigger selected 0100 = PVMM Generator 5 secondary trigger selected 0100 = PVMM Generator 7 secondary trigger selected 0101 = PVMM Generator 8 secondary trigger selected 0101 = PVMM Generator 9 secondary trigger selected 0101 = PVMM Generator 1 current-limit	bit 6	PEND0: Pending Conversion Status 0 bit
 c Conversion is complete bit 5 SWTRG: Software Trigger 0 bit 1 = Start conversion of AN1 and AN0 (if selected by TRGSRC bits)⁽¹⁾ This bit is automatically cleared by hardware when the PEND0 bit is set. o = Conversion is not started. bit 4-0 TRGSRC0-4:0:: Trigger 0 Source Selection bits Selects trigger source for conversion of analog channels AN1 and AN0. 00000 = No conversion enabled 00010 = Individual software trigger selected 00010 = FIVM Special Event Trigger selected 00101 = PVMM Generator 2 primary trigger selected 00101 = PVMM Generator 2 primary trigger selected 00101 = PVMM Generator 3 primary trigger selected 01001 = PVMM Generator 5 primary trigger selected 01001 = PVMM Generator 7 primary trigger selected 01001 = PVMM Generator 7 primary trigger selected 01001 = PVMM Generator 7 primary trigger selected 0101 = PVMM Generator 3 secondary trigger selected 0100 = PVMM Generator 3 secondary trigger selected 0100 = PVMM Generator 5 secondary trigger selected 0100 = PVMM Generator 5 secondary trigger selected 0100 = PVMM Generator 7 secondary trigger selected 0101 = PVMM Generator 8 secondary trigger selected 0101 = PVMM Generator 9 secondary trigger selected 0101 = PVMM Generator 1 current-limit		1 = Conversion of channels AN1 and AN0 is pending; set when selected trigger is asserted
1 = Start conversion of ÅN1 and AN0 (if selected by TRGSRC bits) ⁽¹⁾ This bit is automatically cleared by hardware when the PEND0 bit is set. 0 = Conversion is not started. bit 4-0 TRGSRC0-4:0>: Trigger 0 Source Selection bits Selects trigger source for conversion of analog channels AN1 and AN0. 00000 = No conversion enabled 00011 = Individual software trigger selected 00102 = Global software trigger selected 00103 = PWM Generator 2 primary trigger selected 00104 = PWM Generator 2 primary trigger selected 00105 = PWM Generator 5 primary trigger selected 00101 = PWM Generator 5 primary trigger selected 01000 = PWM Generator 5 primary trigger selected 01001 = PWM Generator 6 primary trigger selected 01010 = PWM Generator 7 primary trigger selected 01010 = PWM Generator 7 primary trigger selected 01010 = PWM Generator 7 secondary trigger selected 01010 = PWM Generator 7 secondary trigger selected 01100 = PWM Generator 1 secondary trigger selected 0111 = PWM Generator 3 secondary trigger selected 01010 = PWM Generator 7 secondary trigger selected		
This bit is automatically cleared by hardware when the PEND0 bit is set. 0 = Conversion is not started. bit 4-0 TRGSRC0-4:0>: Trigger 0 Source Selection bits Selects trigger source for conversion of analog channels AN1 and AN0. 00000 = No conversion enabled 00010 = Individual software trigger selected 00010 = Global software trigger selected 00101 = PWM Special Event Trigger selected 00101 = PWM Generator 2 primary trigger selected 00101 = PWM Generator 2 primary trigger selected 00101 = PWM Generator 3 primary trigger selected 00101 = PWM Generator 5 primary trigger selected 01000 = PWM Generator 5 primary trigger selected 01000 = PWM Generator 6 primary trigger selected 01010 = PWM Generator 6 primary trigger selected 01010 = PWM Generator 7 primary trigger selected 01010 = PWM Generator 8 primary trigger selected 01010 = Timer1 period match 0100 = Timer1 period match 0100 = PWM Generator 7 secondary trigger selected 01000 = PWM Generator 7 secondary trigger selected 01000 = PWM Generator 7 secondary trigger selected 10000 = PWM Generator 7 secondary trigger selected 10011 = PWM Generator 7 secondary trigger selected 10010 = PWM Generator 8 secondary trigger selected 10010 = PWM Generator 9 secondary trigger selected 10101 = PWM Generator 7 secondary trigger selected 1011 = PWM Generator 7 secondary trigger selected 1011 = PWM Generator 1 current-limit ADC trigger 11000 = PWM Generator 4 current-limit ADC trigger 11001 = PWM Generator 5 current-limit ADC trigger 11001 = PWM Generator 6 current-limit ADC trigger 11001 = PWM Generator 6 current-limit ADC trigger 11001 = PWM Generator 6 current-limit ADC trigger	bit 5	SWTRG0: Software Trigger 0 bit
bit 4-0 bit 4-		
bit 4-0 TRGSRC0<4:0>: Trigger 0 Source Selection bits Selects trigger source for conversion of analog channels AN1 and AN0. 00000 = No conversion enabled 00011 = Individual software trigger selected 00011 = PVMM Special Event Trigger selected 00100 = PVM Generator 1 primary trigger selected 00101 = PVM Generator 2 primary trigger selected 00101 = PVM Generator 3 primary trigger selected 00101 = PVM Generator 5 primary trigger selected 0100 = PVM Generator 6 primary trigger selected 0100 = PVM Generator 7 primary trigger selected 0110 = PVM Generator 7 secondary trigger selected 0111 = PVM Generator 1 secondary trigger selected 0111 = PVM Generator 3 secondary trigger selected 0101 = PVM Generator 6 secondary trigger selected 1001 = PVM Generator 7 secondary trigger selected 1001 =		This bit is automatically cleared by hardware when the PEND0 bit is set.
Selects trigger source for conversion of analog channels AN1 and AN0. 00001 = Not conversion enabled 00011 = Individual software trigger selected 00011 = PVMM Special Event Trigger selected 00100 = PVMM Generator 1 primary trigger selected 00101 = PVMM Generator 2 primary trigger selected 00101 = PVMM Generator 3 primary trigger selected 00101 = PVMM Generator 5 primary trigger selected 00101 = PVMM Generator 6 primary trigger selected 00101 = PVMM Generator 7 primary trigger selected 00101 = PVMM Generator 6 primary trigger selected 01001 = PVMM Generator 7 primary trigger selected 01001 = PVMM Generator 7 primary trigger selected 01001 = PVMM Generator 7 primary trigger selected 01010 = Timer1 period match 01101 = PVMM Generator 1 secondary trigger selected 01101 = PVMM Generator 3 secondary trigger selected 01101 = PVMM Generator 3 secondary trigger selected 10000 = PVMM Generator 4 secondary trigger selected 10000 = PVMM Generator 5 secondary trigger selected 10011 = PVMM Generator 5 secondary trigger selected 10011 = PVMM Generator 7 current-limit ADC trigger 10001 = PVMM Generator 7 current-limit ADC trigger 1001 = PVMM Generator 7 current-limit ADC trigger 1001 = PVMM Generator 7 current-limit ADC trigger 1001 = PVMM Generator 7 current-limit ADC trigg		0 = Conversion is not started.
00000 = No conversion enabled 00001 = Individual software trigger selected 00010 = Global software trigger selected 00010 = PWM Special Event Trigger selected 00100 = PWM Generator 1 primary trigger selected 00111 = PWM Generator 2 primary trigger selected 00111 = PWM Generator 3 primary trigger selected 00100 = PWM Generator 5 primary trigger selected 01001 = PWM Generator 5 primary trigger selected 01001 = PWM Generator 7 primary trigger selected 01010 = PWM Generator 7 primary trigger selected 01011 = PWM Generator 8 primary trigger selected 01101 = PWM Generator 7 primary trigger selected 01101 = PWM Generator 1 secondary trigger selected 01101 = PWM Generator 2 secondary trigger selected 01101 = PWM Generator 3 secondary trigger selected 10000 = PWM Generator 6 secondary trigger selected 10011 = PWM Generator 7 secondary trigger selected 10010 = PWM Generator 7 secondary trigger selected 10010 = PWM Generator 7 secondary trigger selected 10011 = PWM Generator 8 secondary trigger selected <th>bit 4-0</th> <th></th>	bit 4-0	
 00001 = Individual software trigger selected 00010 = Global software trigger selected 00011 = PWM Generator 1 primary trigger selected 00101 = PWM Generator 2 primary trigger selected 00110 = PWM Generator 3 primary trigger selected 00111 = PWM Generator 5 primary trigger selected 00100 = PWM Generator 6 primary trigger selected 01000 = PWM Generator 7 primary trigger selected 01001 = PWM Generator 7 primary trigger selected 01001 = PWM Generator 7 primary trigger selected 01010 = Timer1 period match 01101 = PWM Generator 1 secondary trigger selected 01101 = PWM Generator 3 secondary trigger selected 01001 = PWM Generator 4 secondary trigger selected 01001 = PWM Generator 5 secondary trigger selected 0001 = PWM Generator 5 secondary trigger selected 1001 = PWM Generator 7 secondary trigger selected 1001 = PWM Generator 9 secondary trigger selected 1011 = PWM Generator 9 secondary trigger selected 1011 = PWM Generator 1 current-limit ADC trigger 1100 = PWM Generator 2 current-limit ADC trigger 1100 = PWM Generator 3 current-limit ADC trigger 1100 = PWM Generator 3 current-limit ADC trigger 1101 = PWM Generator 5 current-limit ADC trigger 1101 = PWM Generator 5 current-limit ADC trigger 1100 = PWM Generator 6 current-limit ADC trigger 1101 = PWM Generator 7 current-limit ADC trigger 		
 00010 = Global software trigger selected 00011 = PVMN Special Event Trigger selected 00100 = PVMM Generator 2 primary trigger selected 00110 = PVMM Generator 3 primary trigger selected 00101 = PVMM Generator 4 primary trigger selected 01001 = PVMM Generator 5 primary trigger selected 01001 = PVMM Generator 6 primary trigger selected 01010 = PVMM Generator 7 primary trigger selected 01011 = PVMM Generator 7 primary trigger selected 01011 = PVMM Generator 8 primary trigger selected 01010 = PVMM Generator 7 primary trigger selected 01101 = PVMM Generator 1 secondary trigger selected 01101 = PVMM Generator 1 secondary trigger selected 01111 = PVMM Generator 2 secondary trigger selected 01111 = PVMM Generator 4 secondary trigger selected 01000 = PVMM Generator 5 secondary trigger selected 00001 = PVMM Generator 5 secondary trigger selected 00011 = PVMM Generator 7 secondary trigger selected 10011 = PVM Generator 8 secondary trigger selected 10011 = PVM Generator 8 secondary trigger selected 10011 = PVM Generator 8 secondary trigger selected 10111 = PVM Generator 8 secondary trigger selected 10111 = PVM Generator 8 secondary trigger selected 10111 = PVM Generator 9 secondary trigger selected 10111 = PVM Generator 9 secondary trigger selected 10111 = PVM Generator 1 current-limit ADC trigger 11001 = PVM Generator 3 current-limit ADC trigger 11001 = PVM Generator 5 current-limit ADC trigger 1101 = PVM Generator 6 current-limit ADC trigger 1101 = PVM Generator 6 current-limit ADC trigger 1101 = PVM Generator 6 current-limit ADC trigger 1101 = PVM Generator 7 current-limit ADC trigger 1101 = PVM Generator 6 current-limit ADC trigger 1101 = PVM Generator 7 current-limit ADC trigger 11011 = PVM Generator 6 current		
 00011 = PWM Special Event Trigger selected 00100 = PWM Generator 1 primary trigger selected 00111 = PWM Generator 3 primary trigger selected 00111 = PWM Generator 5 primary trigger selected 01000 = PWM Generator 5 primary trigger selected 01010 = PWM Generator 6 primary trigger selected 01010 = PWM Generator 7 primary trigger selected 01010 = PWM Generator 8 primary trigger selected 01011 = PWM Generator 8 primary trigger selected 01010 = Timer1 period match 01101 = PWM Generator 1 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 01111 = PWM Generator 3 secondary trigger selected 01000 = PWM Generator 5 secondary trigger selected 01010 = PWM Generator 5 secondary trigger selected 01011 = PWM Generator 6 secondary trigger selected 00011 = PWM Generator 7 secondary trigger selected 00011 = PWM Generator 7 secondary trigger selected 10010 = PWM Generator 8 secondary trigger selected 10010 = PWM Generator 9 secondary trigger selected 10011 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 1 current-limit ADC trigger 11001 = PWM Generator 4 current-limit ADC trigger 1101 = PWM Generator 6 current-limit ADC trigger 1101 = PWM Generator 7 current-limit ADC trigger 1101 = PWM Generator 6 current-limit ADC trigger 1101 = PWM Generator 6 current-limit ADC trigger 1101 = PWM Generator 6 current-limit ADC trigger 1101 = PWM Generator 7 current-limit ADC trigger 		
00100 = PWM Generator 1 primary trigger selected 00101 = PWM Generator 2 primary trigger selected 00110 = PWM Generator 3 primary trigger selected 01000 = PWM Generator 5 primary trigger selected 01001 = PWM Generator 6 primary trigger selected 01010 = PWM Generator 8 primary trigger selected 01010 = PWM Generator 8 primary trigger selected 01010 = Timer1 period match 01101 = PWM Generator 1 secondary trigger selected 01100 = Timer1 period match 01101 = PWM Generator 3 secondary trigger selected 01111 = PWM Generator 3 secondary trigger selected 01101 = PWM Generator 3 secondary trigger selected 01101 = PWM Generator 4 secondary trigger selected 10001 = PWM Generator 5 secondary trigger selected 10001 = PWM Generator 7 secondary trigger selected 10011 = PWM Generator 7 secondary trigger selected 10010 = PWM Generator 7 secondary trigger selected 10011 = PWM Generator 7 secondary trigger selected 10010 = PWM Generator 7 secondary trigger selected 10101 = PWM Generator 7 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10101 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 2 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11001 = PWM Generator 4 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 6 current-limit ADC trigger 11011 = PWM Generator 7 current-limit ADC trigger 11011 = PWM Generator 7 current-limit ADC trigger		
00101 = PWM Generator 2 primary trigger selected 00110 = PWM Generator 3 primary trigger selected 00111 = PWM Generator 4 primary trigger selected 01000 = PWM Generator 5 primary trigger selected 01010 = PWM Generator 6 primary trigger selected 01011 = PWM Generator 8 primary trigger selected 01010 = Timer1 period match 01101 = PWM Generator 1 secondary trigger selected 01110 = PWM Generator 2 secondary trigger selected 01111 = PWM Generator 3 secondary trigger selected 01111 = PWM Generator 3 secondary trigger selected 10000 = PWM Generator 5 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected 10011 = PWM Generator 5 secondary trigger selected 10011 = PWM Generator 7 secondary trigger selected 10011 = PWM Generator 7 secondary trigger selected 10011 = PWM Generator 8 secondary trigger selected 10111 = PWM Generator 8 secondary trigger selected 10111 = PWM Generator 7 secondary trigger selected 10111 = PWM Generator 8 secondary trigger selected 10111 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 7 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11011 = PWM Generator 4 current-limit ADC trigger 11011 = PWM Generator 6 current-limit ADC trigger 11011 = PWM Generator 7 current-limit ADC trigger 11011 = PWM Ge		
00110 = PWM Generator 3 primary trigger selected 00111 = PWM Generator 4 primary trigger selected 01000 = PWM Generator 5 primary trigger selected 01001 = PWM Generator 7 primary trigger selected 01011 = PWM Generator 7 primary trigger selected 01010 = Timer1 period match 01101 = Pwm secondary special event trigger selected 01101 = PWM Generator 1 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 01111 = PWM Generator 3 secondary trigger selected 01000 = PWM Generator 3 secondary trigger selected 10001 = PWM Generator 3 secondary trigger selected 10011 = PWM Generator 4 secondary trigger selected 10011 = PWM Generator 5 secondary trigger selected 10011 = PWM Generator 6 secondary trigger selected 10110 = PWM Generator 7 secondary trigger selected 10110 = PWM Generator 7 secondary trigger selected 10110 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 9 secondary trigger selected 10110 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 9 secondary trigger 11001 = PWM Generator 9 secondary trigger 11001 = PWM Generator 9 current-limit ADC trigger 11001 = PWM Generator 9 current-limit ADC trigger 11011 = PWM Generator 6 current-limit ADC trigger 11011 = PWM Generator 6 current-limit ADC trigger 11011 = PWM Generator 7 current-limit ADC trigger		1 , 66
01000 = PWM Generator 5 primary trigger selected 01001 = PWM Generator 6 primary trigger selected 01010 = PWM Generator 7 primary trigger selected 01011 = PWM Generator 8 primary trigger selected 01100 = Timer1 period match 01101 = Pwm secondary special event trigger selected 01110 = PWM Generator 1 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 10001 = PWM Generator 4 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected 10111 = PWM Generator 7 secondary trigger selected 10100 = PWM Generator 7 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10111 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 1 current-limit ADC trigger 11000 = PWM Generator 3 current-limit ADC trigger 11010 = PWM Generator 4 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11010 = PWM Generator 5 current-limit ADC trigger 11010 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11010 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger		00110 = PWM Generator 3 primary trigger selected
 01001 = PWM Generator 6 primary trigger selected 01010 = PWM Generator 7 primary trigger selected 01011 = PWM Generator 8 primary trigger selected 01100 = Timer1 period match 01101 = Pwm secondary special event trigger selected 01101 = PWM Generator 1 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 10001 = PWM Generator 5 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected 10010 = PWM Generator 6 secondary trigger selected 10011 = PWM Generator 7 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10101 = PWM Generator 9 secondary trigger selected 10101 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 1 current-limit ADC trigger 11000 = PWM Generator 3 current-limit ADC trigger 11001 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 6 current-limit ADC trigger 1101 = PWM Generator 7 current-limit ADC trigger 		
<pre>01010 = PWM Generator 7 primary trigger selected 01011 = PWM Generator 8 primary trigger selected 01100 = Timer1 period match 01101 = Pwm secondary special event trigger selected 01110 = PWM Generator 1 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 10001 = PWM Generator 4 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected 10011 = PWM Generator 6 secondary trigger selected 10011 = PWM Generator 7 secondary trigger selected 10101 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 1 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11011 = PWM Generator 3 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 6 current-limit ADC trigger 11011 = PWM Generator 6 current-limit ADC trigger 11011 = PWM Generator 7 current-limit ADC trigger</pre>		
 01011 = PWM Generator 8 primary trigger selected 01100 = Timer1 period match 01101 = Pwm secondary special event trigger selected 01101 = PWM Generator 1 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected 10011 = PWM Generator 6 secondary trigger selected 10011 = PWM Generator 7 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10101 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 1 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11010 = PWM Generator 5 current-limit ADC trigger 11010 = PWM Generator 6 current-limit ADC trigger 11010 = PWM Generator 7 current-limit ADC trigger 		
01100 = Timer1 period match 01101 = Pwm secondary special event trigger selected 01110 = PWM Generator 1 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 10010 = PWM Generator 4 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected 10010 = PWM Generator 6 secondary trigger selected 10101 = PWM Generator 7 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10101 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 9 secondary trigger 11000 = PWM Generator 2 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 7 current-limit ADC trigger 11011 = PWM Generator 7 current-limit ADC trigger		
01101 = Pwm secondary special event trigger selected 01110 = PWM Generator 1 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 10011 = PWM Generator 4 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected 10011 = PWM Generator 6 secondary trigger selected 10100 = PWM Generator 7 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10110 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 1 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 11001 = PWM Generator 4 current-limit ADC trigger 11001 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 7 current-limit ADC trigger 11011 = PWM Generator 7 current-limit ADC trigger		1 , 66
01110 = PWM Generator 1 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 10011 = PWM Generator 4 secondary trigger selected 10011 = PWM Generator 5 secondary trigger selected 10101 = PWM Generator 6 secondary trigger selected 10100 = PWM Generator 7 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10110 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 1 current-limit ADC trigger 11000 = PWM Generator 3 current-limit ADC trigger 11001 = PWM Generator 4 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 6 current-limit ADC trigger 11011 = PWM Generator 7 current-limit ADC trigger 11011 = PWM Generator 7 current-limit ADC trigger 11011 = PWM Generator 7 current-limit ADC trigger		
01111 = PWM Generator 2 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 10011 = PWM Generator 4 secondary trigger selected 10011 = PWM Generator 5 secondary trigger selected 10100 = PWM Generator 7 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10110 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 1 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 6 current-limit ADC trigger 11011 = PWM Generator 7 current-limit ADC trigger 11011 = PWM Generator 7 current-limit ADC trigger		
 10001 = PWM Generator 4 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected 10011 = PWM Generator 6 secondary trigger selected 10100 = PWM Generator 7 secondary trigger selected 10101 = PWM Generator 9 secondary trigger selected 10110 = PWM Generator 1 current-limit ADC trigger 11000 = PWM Generator 3 current-limit ADC trigger 11001 = PWM Generator 4 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11010 = PWM Generator 6 current-limit ADC trigger 		
 10010 = PWM Generator 5 secondary trigger selected 10011 = PWM Generator 6 secondary trigger selected 10100 = PWM Generator 7 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10110 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 1 current-limit ADC trigger 11000 = PWM Generator 3 current-limit ADC trigger 11001 = PWM Generator 4 current-limit ADC trigger 11010 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 7 current-limit ADC trigger 		
 10011 = PWM Generator 6 secondary trigger selected 10100 = PWM Generator 7 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10110 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 1 current-limit ADC trigger 11000 = PWM Generator 3 current-limit ADC trigger 11001 = PWM Generator 4 current-limit ADC trigger 11010 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 7 current-limit ADC trigger 		
 10100 = PWM Generator 7 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10110 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 1 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11010 = PWM Generator 4 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 6 current-limit ADC trigger 1100 = PWM Generator 7 current-limit ADC trigger 		
 10101 = PWM Generator 8 secondary trigger selected 10110 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 1 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11010 = PWM Generator 4 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 6 current-limit ADC trigger 11001 = PWM Generator 7 current-limit ADC trigger 		
 10110 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 1 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11010 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 1100 = PWM Generator 6 current-limit ADC trigger 11100 = PWM Generator 7 current-limit ADC trigger 		
 10111 = PWM Generator 1 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11010 = PWM Generator 5 current-limit ADC trigger 11011 = PWM Generator 6 current-limit ADC trigger 11100 = PWM Generator 7 current-limit ADC trigger 		
11000 = PWM Generator 2 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11010 = PWM Generator 4 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11100 = PWM Generator 6 current-limit ADC trigger 11101 = PWM Generator 7 current-limit ADC trigger		
11010 = PWM Generator 4 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11100 = PWM Generator 6 current-limit ADC trigger 11101 = PWM Generator 7 current-limit ADC trigger		
11011 = PWM Generator 5 current-limit ADC trigger 11100 = PWM Generator 6 current-limit ADC trigger 11101 = PWM Generator 7 current-limit ADC trigger		
11100 = PWM Generator 6 current-limit ADC trigger 11101 = PWM Generator 7 current-limit ADC trigger		
11101 = PWM Generator 7 current-limit ADC trigger		
		66
11111 = Timer2 period match		

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IRQEN3	PEND3	SWTRG3			TRGSRC3<4:0	>				
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IRQEN2	PEND2	SWTRG2			TRGSRC2<4:0	>				
bit 7							bit 0			
Legend:										
R = Readable		W = Writable b	oit		mented bit, read					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown			
bit 15	IRQEN3: Int	errupt Request E	nable 3 bit							
			hen request	ed conversion	of channels AN7	and AN6 is co	ompleted			
	0 = IRQ is n	-								
bit 14		nding Conversion								
			N7 and AN	6 is pending. S	et when selected	I trigger is ass	erted			
hit 12		ion is complete oftware Trigger 3	bit							
bit 13		iversion of AN7 a		alastad in TD(
		itomatically clear								
		ion is not started	•	are when the i	LINDO DIL 13 SCI.					
bit 12-8				tion bits ⁽¹⁾						
	TRGSRC3<4:0>: Trigger 3 Source Selection bits ⁽¹⁾ Selects trigger source for conversion of analog channels AN7 and AN6.									
	00000 = No conversion enabled									
		ividual software								
		bal software trig								
		/M Special Event /M Generator 1 p								
		/M Generator 2 p								
		/M Generator 3 p								
	00111 = PWM Generator 4 primary trigger selected									
	01000 = PWM Generator 5 primary trigger selected 01001 = PWM Generator 6 primary trigger selected									
		/M Generator 6 p /M Generator 7 p								
		/M Generator 8 p								
		ner1 period matcl								
	01101 = PW	/M secondary sp	ecial event t	rigger selected	l					
		/M Generator 1 s								
	01111 = PWM Generator 2 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected									
	10001 = PWM Generator 4 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected									
	10011 = PWM Generator 6 secondary trigger selected									
		/M Generator 7 s		00						
		/M Generator 8 s								
		/M Generator 9 s								
		/M Generator 1 c /M Generator 2 c								
		/M Generator 3 c		00						
		/M Generator 4 c								
	11011 = PW	/M Generator 5 c	urrent-limit /	ADC trigger						
	11011 = PW 11100 = PW	/M Generator 5 c /M Generator 6 c	urrent-limit /	ADC trigger ADC trigger						
	11011 = PW 11100 = PW 11101 = PW	/M Generator 5 c	urrent-limit / urrent-limit / urrent-limit /	ADC trigger ADC trigger ADC trigger						

REGISTER 22-7: ADCPC1: A/D CONVERT PAIR CONTROL REGISTER 1 (CONTINUED)^{taSheet4U.com}

bit 7	IRQEN2: Interrupt Request Enable 2 bit
	1 = Enable IRQ generation when requested conversion of channels AN5 and AN4 is completed
	0 = IRQ is not generated
bit 6	PEND2: Pending Conversion Status 2 bit
	1 = Conversion of channels AN5 and AN4 is pending; set when selected trigger is asserted.
	0 = Conversion is complete
bit 5	SWTRG2: Software Trigger 2 bit
	1 = Start conversion of AN5 and AN4 (if selected by TRGSRC bits) ⁽¹⁾
	This bit is automatically cleared by hardware when the PEND2 bit is set.
	0 = Conversion is not started
bit 4-0	TRGSRC2<4:0>: Trigger 2 Source Selection bits
	Selects trigger source for conversion of analog channels AN5 and AN4.
	00000 = No conversion enabled
	00001 = Individual software trigger selected
	00010 = Global software trigger selected
	00011 = PWM Special Event Trigger selected
	00100 = PWM Generator 1 primary trigger selected 00101 = PWM Generator 2 primary trigger selected
	00110 = PWM Generator 3 primary trigger selected
	00111 = PWM Generator 4 primary trigger selected
	01000 = PWM Generator 5 primary trigger selected
	01001 = PWM Generator 6 primary trigger selected
	01010 = PWM Generator 7 primary trigger selected
	01011 = PWM Generator 8 primary trigger selected
	01100 = Timer1 period match
	01101 = PWM secondary special event trigger selected
	01110 = PWM Generator 1 secondary trigger selected
	01111 = PWM Generator 2 secondary trigger selected
	10000 = PWM Generator 3 secondary trigger selected
	10001 = PWM Generator 4 secondary trigger selected
	10010 = PWM Generator 5 secondary trigger selected
	10011 = PWM Generator 6 secondary trigger selected
	10100 = PWM Generator 7 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected
	10110 = PWM Generator 9 secondary trigger selected
	10111 = PWM Generator 1 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger
	11001 = PWM Generator 3 current-limit ADC trigger
	11010 = PWM Generator 4 current-limit ADC trigger
	11011 = PWM Generator 5 current-limit ADC trigger
	11100 = PWM Generator 6 current-limit ADC trigger
	11101 = PWM Generator 7 current-limit ADC trigger
	11110 = PWM Generator 8 current-limit ADC trigger
	11111 = Timer2 period match

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IRQEN5	PEND5	SWTRG5			TRGSRC5<4:0	>				
it 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IRQEN4	PEND4	SWTRG4			TRGSRC4<4:0	>				
oit 7		· · ·					bit C			
Legend:										
R = Readable	e bit	W = Writable b	oit	U = Unimple	mented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown			
bit 15	IRQEN5: Int	errupt Request E	nable 5 bit							
		RQ generation w		ed conversion	of channels AN1	1 and AN10 is	completed			
	0 = IRQ is no	ot generated								
bit 14		iding Conversion								
		ion of channels A	N11 and AN	10 is pending	; set when select	ed trigger is as	sserted			
		ion is complete								
bit 13		oftware Trigger 5								
		version of AN11								
		tomatically cleare ion is not started	ed by hardw	are when the i	PEND5 bit is set.					
hit 10 0			ouroo Soloo	tion hito						
bit 12-8	TRGSRC5<4:0>: Trigger 5 Source Selection bits									
	Selects trigger source for conversion of analog channels AN11 and AN10.									
	00000 = No conversion enabled 00001 = Individual software trigger selected									
	00010 = Global software trigger selected									
	00011 = PWM Special Event Trigger selected									
	00100 = PWM Generator 1 primary trigger selected									
		/M Generator 2 p								
	00110 = PWM Generator 3 primary trigger selected									
	00111 = PWM Generator 4 primary trigger selected									
	01000 = PWM Generator 5 primary trigger selected 01001 = PWM Generator 6 primary trigger selected									
	01010 = PWM Generator 7 primary trigger selected									
	01011 = PWM Generator 8 primary trigger selected									
	01100 = Timer1 period match									
	01101 = PWM secondary special event trigger selected									
	01110 = PWM Generator 1 secondary trigger selected									
	01111 = PWM Generator 2 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected									
	10000 = PWM Generator 3 secondary trigger selected 10001 = PWM Generator 4 secondary trigger selected									
	10001 – PWM Generator 5 secondary trigger selected									
	10011 = PWM Generator 6 secondary trigger selected									
	10100 = PWM Generator 7 secondary trigger selected									
	10101 = PWM Generator 8 secondary trigger selected									
	10110 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 1 current-limit ADC trigger									
		/M Generator 2 c								
				00						
	11001 = PW	/M Generator 3 c /M Generator 4 c	urrent-limit /	ADC trigger						
	11001 = PW 11010 = PW 11011 = PW	/M Generator 3 c /M Generator 4 c /M Generator 5 c	urrent-limit / urrent-limit / urrent-limit /	ADC trigger ADC trigger ADC trigger						
	11001 = PW 11010 = PW 11011 = PW 11100 = PW	/M Generator 3 c /M Generator 4 c /M Generator 5 c /M Generator 6 c	urrent-limit / urrent-limit / urrent-limit / urrent-limit /	ADC trigger ADC trigger ADC trigger ADC trigger						
	11001 = PW 11010 = PW 11011 = PW 11100 = PW 11101 = PW	/M Generator 3 c /M Generator 4 c /M Generator 5 c	urrent-limit / urrent-limit / urrent-limit / urrent-limit / urrent-limit /	ADC trigger ADC trigger ADC trigger ADC trigger ADC trigger ADC trigger						

REGISTER 22-8: ADCPC2: A/D CONVERT PAIR CONTROL REGISTER 2 (CONTINUED)^{taSheet4U.com}

bit 7	IRQEN4: Interrupt Request Enable 4 bit
	 1 = Enable IRQ generation when requested conversion of channels AN9 and AN8 is completed 0 = IRQ is not generated
bit 6	PEND4: Pending Conversion Status 4 bit
Site	1 = Conversion of channels AN9 and AN8 is pending; set when selected trigger is asserted
	0 = Conversion is complete
bit 5	SWTRG4: Software Trigger4 bit
	1 = Start conversion of AN9 and AN8 (if selected by TRGSRC bits) ⁽¹⁾
	This bit is automatically cleared by hardware when the PEND4 bit is set.
	0 = Conversion is not started
bit 4-0	TRGSRC4<4:0>: Trigger 4 Source Selection bits
	Selects trigger source for conversion of analog channels AN9 and AN8.
	00000 = No conversion enabled
	00001 = Individual software trigger selected
	00010 = Global software trigger selected
	00011 = PWM Special Event Trigger selected
	00100 = PWM Generator 1 primary trigger selected
	00101 = PWM Generator 2 primary trigger selected 00110 = PWM Generator 3 primary trigger selected
	00111 = PWM Generator 4 primary trigger selected
	01000 = PWM Generator 5 primary trigger selected
	01001 = PWM Generator 6 primary trigger selected
	01010 = PWM Generator 7 primary trigger selected
	01011 = PWM Generator 8 primary trigger selected
	01100 = Timer1 period match
	01101 = Secondary special event trigger selected
	01110 = PWM Generator 1 secondary trigger selected
	01111 = PWM Generator 2 secondary trigger selected
	10000 = PWM Generator 3 secondary trigger selected
	10001 = PWM Generator 4 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected
	10011 = PWM Generator 6 secondary trigger selected
	10100 = PWM Generator 7 secondary trigger selected
	10101 = PWM Generator 8 secondary trigger selected
	10110 = PWM Generator 9 secondary trigger selected
	10111 = PWM Generator 1 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger
	11001 = PWM Generator 3 current-limit ADC trigger
	11010 = PWM Generator 4 current-limit ADC trigger
	11011 = PWM Generator 5 current-limit ADC trigger
	11100 = PWM Generator 6 current-limit ADC trigger
	11101 = PWM Generator 7 current-limit ADC trigger
	11110 = PWM Generator 8 current-limit ADC trigger 11111 = Timer2 period match

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IRQEN7	PEND7	SWTRG7			TRGSRC7<4:0>	>				
oit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IRQEN6	PEND6	SWTRG6			TRGSRC6<4:0>	>				
pit 7							bit (
egend:										
R = Readab		W = Writable b	bit		emented bit, read					
n = Value a	at POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unki	nown			
oit 15	IRQEN7: In	terrupt Request E	nable 7 bit							
		IRQ generation w		ted conversion	of channels AN1	5 and AN14 is	s completed			
	0 = IRQ is r	not generated					-			
oit 14		nding Conversion								
		sion of channels A	N15 and Al	N14 is pending	; set when select	ed trigger is a	sserted			
		sion is complete								
oit 13		Software Trigger 7								
		nversion of AN15								
		utomatically clear sion is not started	ed by nardw	are when the	PEND7 bit is set.					
				4: la :4-						
oit 12-8	TRGSRC7<4:0>: Trigger 7 Source Selection bits									
	Selects trigger source for conversion of analog channels AN15 and 14. 00000 = No conversion enabled									
	00000 = No conversion enabled 00001 = Individual software trigger selected									
	00001 = Individual software trigger selected									
		VM Special Event								
	00100 = PWM Generator 1 primary trigger selected									
		VM Generator 2 p								
		WM Generator 3 p								
	00111 = PWM Generator 4 primary trigger selected									
	01000 = PWM Generator 5 primary trigger selected 01001 = PWM Generator 6 primary trigger selected									
	01010 = PWM Generator 7 primary trigger selected									
		VM Generator 8 p								
	01100 = Ti r	mer1 period matcl	n							
	01101 = Secondary special event trigger selected									
	01110 = PWM Generator 1 secondary trigger selected									
	01111 = PWM Generator 2 secondary trigger selected									
	10000 = PWM Generator 3 secondary trigger selected									
	10001 = PWM Generator 4 secondary trigger selected									
	10010 = PWM Generator 5 secondary trigger selected 10011 = PWM Generator 6 secondary trigger selected									
	10011 = PWM Generator 6 secondary trigger selected 10100 = PWM Generator 7 secondary trigger selected									
	10100 = PWM Generator 8 secondary trigger selected									
		VM Generator 9 s								
		VM Generator 1 c								
		VM Generator 2 c		00						
		VM Generator 3 c								
		VM Generator 4 c								
		VM Generator 5 c VM Generator 6 c								
	11101 = P V	VM Generator 7 o	urrent-limit	ADC triager						
		VM Generator 7 c VM Generator 8 c								

REGISTER 22-9: ADCPC3: A/D CONVERT PAIR CONTROL REGISTER 3 (CONTINUED)^{taSheet4U.com}

bit 7	IRQEN6: Interrupt Request Enable 6 bit
	1 = Enable IRQ generation when requested conversion of channels AN13 and AN12 is completed 0 = IRQ is not generated
bit 6	PEND6: Pending Conversion Status 6 bit
	1 = Conversion of channels AN13 and AN12 is pending; set when selected trigger is asserted
	0 = Conversion is complete
bit 5	SWTRG6: Software Trigger 6 bit
	1 = Start conversion of AN13 and AN12 (if selected by TRGSRC bits) ⁽¹⁾
	This bit is automatically cleared by hardware when the PEND6 bit is set.
	0 = Conversion is not started
bit 4-0	TRGSRC6<4:0>: Trigger 6 Source Selection bits
	Selects trigger source for conversion of analog channels AN13 and AN12.
	00000 = No conversion enabled
	00001 = Individual software trigger selected
	00010 = Global software trigger selected 00011 = PWM Special Event Trigger selected
	00100 = PWM Generator 1 primary trigger selected
	00101 = PWM Generator 2 primary trigger selected
	00110 = PWM Generator 3 primary trigger selected
	00111 = PWM Generator 4 primary trigger selected
	01000 = PWM Generator 5 primary trigger selected
	01001 = PWM Generator 6 primary trigger selected
	01010 = PWM Generator 7 primary trigger selected
	01011 = PWM Generator 8 primary trigger selected
	01100 = Timer1 period match
	01101 = Secondary special event trigger selected
	01110 = PWM Generator 1 secondary trigger selected
	01111 = PWM Generator 2 secondary trigger selected
	10000 = PWM Generator 3 secondary trigger selected 10001 = PWM Generator 4 secondary trigger selected
	10001 = PWM Generator 5 secondary trigger selected
	10011 = PWM Generator 6 secondary trigger selected
	10100 = PWM Generator 7 secondary trigger selected
	10101 = PWM Generator 8 secondary trigger selected
	10110 = PWM Generator 9 secondary trigger selected
	10111 = PWM Generator 1 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger
	11001 = PWM Generator 3 current-limit ADC trigger
	11010 = PWM Generator 4 current-limit ADC trigger
	11011 = PWM Generator 5 current-limit ADC trigger
	11100 = PWM Generator 6 current-limit ADC trigger
	11101 = PWM Generator 7 current-limit ADC trigger
	11110 = PWM Generator 8 current-limit ADC trigger
	11111 = Timer2 period match

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IRQEN9	PEND9	SWTRG9			TRGSRC9<4:0	>				
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IRQEN8	PEND8	SWTRG8			TRGSRC8<4:0	>				
bit 7							bit C			
Legend:										
R = Readable	e bit	W = Writable b	bit	U = Unimple	mented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown			
bit 15		errupt Request E RQ generation w		ed conversion	of channels AN1	9 and AN18 is	completed			
	0 = IRQ is no									
bit 14		iding Conversior								
		ion of channels <i>A</i> ion is complete	N19 and AN	118 is pending	; set when select	ed trigger is as	sserted			
bit 13		oftware Trigger §) bit							
	1 = Start con	version of AN19	and AN18 (i	f selected in T	RGSRC bits) ⁽¹⁾					
		-	ed by hardw	are when the l	PEND9 bit is set.					
		ion is not started								
bit 12-8	TRGSRC9<4:0>: Trigger 9 Source Selection bits									
	Selects trigger source for conversion of analog channels AN19 and AN18.									
	00000 = No conversion enabled 00001 = Individual software trigger selected									
	00010 = Global software trigger selected									
	00011 = PWM Special Event Trigger selected									
	00100 = PWM Generator 1 primary trigger selected									
	00101 = PWM Generator 2 primary trigger selected									
	00110 = PWM Generator 3 primary trigger selected									
	00111 = PWM Generator 4 primary trigger selected 01000 = PWM Generator 5 primary trigger selected									
	01001 = PWM Generator 6 primary trigger selected									
	01010 = PWM Generator 7 primary trigger selected									
	01011 = PWM Generator 8 primary trigger selected									
	01100 = Timer1 period match									
	01101 = PWM secondary special event trigger selected 01110 = PWM Generator 1 secondary trigger selected									
	01111 = PWM Generator 2 secondary trigger selected									
	10000 = PWM Generator 3 secondary trigger selected									
	10001 = PWM Generator 4 secondary trigger selected									
	10010 = PWM Generator 5 secondary trigger selected									
	10011 = PWM Generator 6 secondary trigger selected									
	10100 = PWM Generator 7 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected									
	10110 = PWM Generator 9 secondary trigger selected									
	10111 = PWM Generator 1 current-limit ADC trigger									
		M Generator 2 o								
		M Generator 3 o								
		/M Generator 4 o /M Generator 5 o								
		/M Generator 6 o								
		/M Generator 7 d								
	11110 = PW	/M Generator 8 on March Period matc	current-limit A							

REGISTER 22-10: ADCPC4: A/D CONVERT PAIR CONTROL REGISTER 4 (CONTINUED)^{taSheet4U.com}

bit 7	IRQEN8: Interrupt Request Enable 8 bit
	 1 = Enable IRQ generation when requested conversion of channels AN17 and AN16 is completed 0 = IRQ is not generated
bit 6	PEND8: Pending Conversion Status 8 bit
	1 = Conversion of channels AN17 and AN16 is pending; set when selected trigger is asserted
	0 = Conversion is complete
bit 5	SWTRG8: Software Trigger 8 bit
	1 = Start conversion of AN17 and AN16 (if selected by TRGSRC bits) ⁽¹⁾
	This bit is automatically cleared by hardware when the PEND8 bit is set.
	0 = Conversion is not started
bit 4-0	TRGSRC8<4:0>: Trigger 8 Source Selection bits
	Selects trigger source for conversion of analog channels AN17 and AN16. 00000 = No conversion enabled
	00000 = No conversion enabled 000001 = Individual software trigger selected
	00010 = Global software trigger selected
	00011 = PWM Special Event Trigger selected
	00100 = PWM Generator 1 primary trigger selected
	00101 = PWM Generator 2 primary trigger selected
	00110 = PWM Generator 3 primary trigger selected
	00111 = PWM Generator 4 primary trigger selected
	01000 = PWM Generator 5 primary trigger selected
	01001 = PWM Generator 6 primary trigger selected
	01010 = PWM Generator 7 primary trigger selected
	01011 = PWM Generator 8 primary trigger selected 01100 = Timer1 period match
	01100 = PWM secondary special event trigger selected
	01110 = PWM Generator 1 secondary trigger selected
	01111 = PWM Generator 2 secondary trigger selected
	10000 = PWM Generator 3 secondary trigger selected
	10001 = PWM Generator 4 secondary trigger selected
	10010 = PWM Generator 5 secondary trigger selected
	10011 = PWM Generator 6 secondary trigger selected
	10100 = PWM Generator 7 secondary trigger selected
	10101 = PWM Generator 8 secondary trigger selected
	10110 = PWM Generator 9 secondary trigger selected
	10111 = PWM Generator 1 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger
	11000 = PWM Generator 3 current-limit ADC trigger
	11010 = PWM Generator 4 current-limit ADC trigger
	11011 = PWM Generator 5 current-limit ADC trigger
	11100 = PWM Generator 6 current-limit ADC trigger
	11101 = PWM Generator 7 current-limit ADC trigger
	11110 = PWM Generator 8 current-limit ADC trigger
	11111 = Timer2 period match

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN11	PEND11	SWTRG11			TRGSRC11<4:0)>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN10	PEND10	SWTRG10			TRGSRC10<4:0)>	
pit 7							bit 0
_egend:							
R = Readable	bit	W = Writable b	pit	U = Unimpl	emented bit, read	as '0'	
n = Value at F	POR	'1' = Bit is set		'0' = Bit is c	leared	x = Bit is unkr	nown
pit 15					of channels AN2	23 and AN22 is	completed
oit 14	1 = Conversio	nding Conversio on of channels A on is complete			; set when selec	ted trigger is as	sserted
bit 13	SWTRG11: S 1 = Start cor cleared b	oftware Trigger	3 and AN22		in TRGSRC bits) ⁽¹⁾ . This bit is	automatically
	00000 = No 0 00001 = Indi 00010 = Glol 00011 = PWI 00100 = PWI 00101 = PWI 00101 = PWI 01001 = PWI 01001 = PWI 01011 = PWI 01100 = Time 01101 = PWI 01111 = PWI 10000 = PWI 10001 = PWI 10011 = PWI 10010 = PWI 10011 = PWI 10101 = PWI	conversion enab vidual software trig M Special Event M Generator 1 p M Generator 2 p M Generator 3 p M Generator 3 p M Generator 5 p M Generator 5 p M Generator 6 p M Generator 7 p M Generator 7 p M Generator 8 p er1 period matcl M Generator 7 s M Generator 3 s M Generator 4 s M Generator 5 s M Generator 5 s M Generator 6 s M Generator 7 s	bled rigger selected rigger selected ringer selected rimary trigger primary trigger p	ted ected er selected er selected er selected er selected er selected er selected er selected gger selected	ls AN23 and AN2	2.	

REGISTER 22-11: ADCPC5: A/D CONVERT PAIR CONTROL REGISTER 5 (CONTINUED)^{taSheet4U.com}

bit 7	IRQEN10: Interrupt Request Enable 10 bit
	1 = Enable IRQ generation when requested conversion of channels AN21 and AN20 is completed
1.1.0	0 = IRQ is not generated
bit 6	PEND10: Pending Conversion Status 10 bit
	 1 = Conversion of channels AN21 and AN20 is pending; set when selected trigger is asserted 0 = Conversion is complete
64 C	•
bit 5	SWTRG10: Software Trigger 10 bit
	1 = Start conversion of AN21 and AN20 (if selected by TRGSRC bits) ⁽¹⁾ . This bit is automatically cleared by hardware when the PEND10 bit is set.
	0 = Conversion is not started
bit 4-0	TRGSRC10<4:0>: Trigger 10 Source Selection bits
	Selects trigger source for conversion of analog channels AN21 and AN20.
	00000 = No conversion enabled
	00001 = Individual software trigger selected
	00010 = Global software trigger selected
	00011 = PWM Special Event Trigger selected
	00100 = PWM Generator 1 primary trigger selected
	00101 = PWM Generator 2 primary trigger selected
	00110 = PWM Generator 3 primary trigger selected
	00111 = PWM Generator 4 primary trigger selected 01000 = PWM Generator 5 primary trigger selected
	01001 = PWM Generator 6 primary trigger selected
	01010 = PWM Generator 7 primary trigger selected
	01011 = PWM Generator 8 primary trigger selected
	01100 = Timer1 period match
	01101 = PWM secondary special event trigger selected
	01110 = PWM Generator 1 secondary trigger selected
	01111 = PWM Generator 2 secondary trigger selected
	10000 = PWM Generator 3 secondary trigger selected
	10001 = PWM Generator 4 secondary trigger selected
	10010 = PWM Generator 5 secondary trigger selected
	10011 = PWM Generator 6 secondary trigger selected
	10100 = PWM Generator 7 secondary trigger selected
	10101 = PWM Generator 8 secondary trigger selected
	10110 = PWM Generator 9 secondary trigger selected
	10111 = PWM Generator 1 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger
	11001 = PWM Generator 3 current-limit ADC trigger 11010 = PWM Generator 4 current-limit ADC trigger
	11011 = PWM Generator 5 current-limit ADC trigger
	11100 = PWM Generator 6 current-limit ADC trigger
	11101 = PWM Generator 7 current-limit ADC trigger
	11110 = PWM Generator 8 current-limit ADC trigger
	11111 = Timer2 period match

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
it 15							bit 8
							5.00
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN12	PEND12	SWTRG12			TRGSRC12<4:0	>	
oit 7	1	11					bit 0
_egend:							
R = Readabl		W = Writable b	oit	-	emented bit, read	as '0'	
n = Value at	POR	'1' = Bit is set		'0' = Bit is o	cleared	x = Bit is unkı	nown
ait 1 5 0	Unimalamar		,				
oit 15-8 oit 7	-	nted: Read as '0 terrupt Request		+			
JIL 7					n of channels AN2	5 and AN24 is	completed
	0 = IRQ is no		mennequest				completed
bit 6		nding Conversio	on Status 12 I	oit			
	1 = Conversi	on of channels A			g; set when selecte	ed trigger is a	sserted
		on is complete					
bit 5		Software Trigger					
					TREF) if selected PEND12 bit is set		Dits
		on is not started					
bit 4-0	TRGSRC12<	4:0>: Trigger 12	2 Source Sele	ection bits			
					els AN25 and AN24	ł.	
		conversion enab					
		vidual software bal software trig		ed			
	00010 = GIO 00011 = PW	M Special Even	t Triager sele	cted			
		M Generator 1 p					
		M Generator 2 p					
		M Generator 3 p M Generator 4 p					
		M Generator 5 p					
		M Generator 6 p					
		M Generator 7					
		M Generator 8 p	,	er selected			
		er1 period matc M secondary sp		inner selecte	h		
		M Generator 1 s					
	01111 = PW	M Generator 2 s	secondary trig	ger selected	ł		
		M Generator 3 s					
		M Generator 4 s M Generator 5 s					
		M Generator 6 s					
		M Generator 7 s					
		M Generator 8 s					
		M Generator 9 s			1		
		M Generator 1 o M Generator 2 o					
		M Generator 3 of		00			
	11010 = PW	M Generator 4 of	current-limit A	DC trigger			
		M Generator 5 o					
		M Generator 6 o		NDC trigger			
	11101 - 01/0/	M Concrator 7 -	Surront limit A	DC triacar			
		M Generator 7 o M Generator 8 o					

23.0 HIGH-SPEED ANALOG COMPARATOR

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 45. "High-Speed Analog Comparator" (DS70296) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33F SMPS Comparator module monitors current and/or voltage transients that may be too fast for the CPU and ADC to capture.

23.1 Features Overview

The SMPS comparator module offers the following major features:

- 16 selectable comparator inputs
- Up to four analog comparators
- 10-bit DAC for each analog comparator
- Programmable output polarity


- Interrupt generation capability www.DataSheet4U.com
- DACOUT pin to provide DAC output
- DAC has three ranges of operation:
 - AVDD/2
 - Internal Reference 1.2V, 1%
 - External Reference < (AVDD 1.6V)
- · ADC sample and convert trigger capability
- Disable capability reduces power consumption
- Functional support for PWM module:
 - PWM duty cycle control
 - PWM period control
 - PWM Fault detect

23.2 Module Description

Figure 23-1 shows a functional block diagram of one analog comparator from the SMPS comparator module. The analog comparator provides high-speed operation with a typical delay of 20 ns. The comparator has a typical offset voltage of ± 5 mV. The negative input of the comparator is always connected to the DAC circuit. The positive input of the comparator is connected to an analog multiplexer that selects the desired source pin.

The analog comparator input pins are typically shared with pins used by the Analog-to-Digital Converter (ADC) module. Both the comparator and the ADC can use the same pins at the same time. This capability enables a user to measure an input voltage with the ADC and detect voltage transients with the comparator.





23.3 Module Applications

This module provides a means for the SMPS dsPIC DSC devices to monitor voltage and currents in a power conversion application. The ability to detect transient conditions and stimulate the dsPIC DSC processor and/or peripherals, without requiring the processor and ADC to constantly monitor voltages or currents, frees the dsPIC DSC to perform other tasks.

The comparator module has a high-speed comparator and an associated 10-bit DAC that provides a programmable reference voltage to the inverting input of the comparator. The polarity of the comparator output is user-programmable. The output of the module can be used in the following modes:

- Generate an Interrupt
- Trigger an ADC Sample and Convert Process
- Truncate the PWM Signal (current limit)
- Truncate the PWM Period (current minimum)
- Disable the PWM Outputs (Fault latch)

The output of the comparator module may be used in multiple modes at the same time, such as: (1) generate an interrupt, (2) have the ADC take a sample and convert it, and (3) truncate the PWM output in response to a voltage being detected beyond its expected value.

The comparator module can also be used to wake-up the system from Sleep or Idle mode when the analog input voltage exceeds the programmed threshold voltage.

23.4 DAC

The range of the DAC is controlled via an analog multiplexer that selects either AVDD/2, internal 1.2V, 1% reference, or an external reference source, EXTREF. The full range of the DAC (AVDD/2) will typically be used when the chosen input source pin is shared with the ADC. The reduced range option (INTREF) will likely be used when monitoring current levels using a current sense resistor. Usually, the measured voltages in such applications are small (<1.25V); therefore the option of using a reduced reference range for the comparator extends the available DAC resolution in these applications. The use of an external reference enables the user to connect to a reference that better suits their application.

DACOUT, shown in Figure 23-1, can only be associated with a single comparator at a given time.

Note: It should be ensured in software that multiple DACOE bits are not set. The output on the DACOUT pin will be indeterminate if multiple comparators enable the DAC output.

23.5 Interaction with I/O Buffers

If the comparator module is enabled and a pin has been selected as the source for the comparator, then the chosen I/O pad must disable the digital input buffer associated with the pad to prevent excessive currents in the digital buffer due to analog input voltages.

23.6 Digital Logic

The CMPCONx register (see Register 23-1) provides the control logic that configures the comparator module. The digital logic provides a glitch filter for the comparator output to mask transient signals in less than two instruction cycles. In Sleep or Idle mode, the glitch filter is bypassed to enable an asynchronous path from the comparator to the interrupt controller. This asynchronous path can be used to wake-up the processor from Sleep or Idle mode.

The comparator can be disabled while in Idle mode if the CMPSIDL bit is set. If a device has multiple comparators, if any CMPSIDL bit is set, then the entire group of comparators will be disabled while in Idle mode. This behavior reduces complexity in the design of the clock control logic for this module.

The digital logic also provides a one TCY width pulse generator for triggering the ADC and generating interrupt requests.

The CMPDACx (see Register 23-2) register provides the digital input value to the reference DAC.

If the module is disabled, the DAC and comparator are disabled to reduce power consumption.

23.7 Comparator Input Range

The comparator has a limitation for the input Common Mode Range (CMR) of (AVDD - 1.5V), typical. This means that both inputs should not exceed this range. As long as one of the inputs is within the Common Mode Range, the comparator output will be correct. However, any input exceeding the CMR limitation will cause the comparator input to be saturated.

If both inputs exceed the CMR, the comparator output will be indeterminate.

23.8 DAC Output Range

The DAC has a limitation for the maximum reference voltage input of $(AV_{DD} - 1.6)$ volts. An external reference voltage input should not exceed this value or the reference DAC output will become indeterminate.

23.9 Comparator Registers

The comparator module is controlled by the following registers:

- CMPCONx: Comparator Control Register
- CMPDACx: Comparator DAC Control Register

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0
CMPON	_	CMPSIDL	_				DACOE
bit 15							bit
R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0
INSEL	_<1:0>	EXTREF	_	CMPSTAT		CMPPOL	RANGE
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, re	ad as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
pit 15	1 = Compa	mparator Opera rator module is o	enabled		our patien)		
oit 14	-		-	luces power con	sumption)		
bit 13	-	nted: Read as ' Stop in Idle Mode					
	0 = Continu	ie module opera	ition in Idle n			bles ALL compa	rators while
bit 12-9	Reserved: R	Read as '0'					
oit 8		C Output Enable					
		alog voltage is o alog voltage is n		OUT pin ⁽¹⁾ I to DACOUT pir	ı		
bit 7-6	INSEL<1:0>	: Input Source S	Select for Co	mparator bits			
	01 = Select (10 = Select (CMPxA input pir CMPxB input pir CMPxC input pir CMPxD input pir	ו ו				
oit 5	EXTREF: Er	able External R	eference bit				
	voltage : 0 = Internal	source)				oltage determine n DAC voltage c	
oit 4	Reserved: R	•					
pit 3			Comparator	Output Including	CMPPOL S	election bit	
	Reserved: R						
oit 2	CMPPOL: C	omparator Outp	ut Polarity C	ontrol bit			
	1 = Output is 0 = Output is	s inverted s non-inverted					
bit 2 bit 1 bit 0	0 = Output is		ut Voltage Ra	ange bit			

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	-	-	-	-	_		F<9:8>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CMRE	F<7:0>			
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
	Reserved: F	Read as '∩'					
bit 15_10							
bit 15-10		N. Componetor		Hana Calaat hita	_		
bit 15-10 bit 9-0	CMREF<9:0)>: Comparator		•) volta danandi	
	CMREF<9:0	1 = (CMREF * I	NTREF/1024)) or (CMREF * ((AVDD/2)/1024) volts dependir	ng on RANGE
	CMREF<9:0	1 = (CMREF * I	NTREF/1024)	•	(AVDD/2)/1024) volts dependii	ng on RANGE
	CMREF<9:0	1 = (CMREF * I	NTREF/1024)) or (CMREF * ((AVDD/2)/1024) volts dependir	ng on RANGE

000000000 = 0.0 volts

24.0 SPECIAL FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest "dsPIC33F/PIC24H Family Reference Manual" sections.
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation
- Brown-out Reset (BOR)

24.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The individual Configuration bit descriptions for the Configuration registers are shown in Table 24-2.

Note that address, 0xF80000, is beyond the user program memory space. It belongs to the configuration memory space (0x800000-0xFFFFFF), which can only be accessed using table reads and table writes.

The device Configuration register map is shown in Table 24-1.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FBS	—	_		—		BSS<2:0>		BWRP
0xF80002	RESERVED	—	_	_	—	—	—	_	—
0xF80004	FGS	—	_	_	—	_	GSS<1	:0>	GWRP
0xF80006	FOSCSEL	IESO	_	_	_	_	FNO	SC<2:0>	
0xF80008	FOSC	FCKS	/ <1:0>	—	_	_	OSCIOFNC	POSCM	D<1:0>
0xF8000A	FWDT	FWDTEN	WINDIS	_	WDTPRE		WDTPOST<	:3:0>	
0xF8000C	FPOR	—	ALTQIO	ALTSS1	—	_	FPW	RT<2:0>	
0xF8000E	FICD	Reserved ⁽¹⁾	Reserved ⁽¹⁾	JTAGEN	—	_	—	ICS<	1:0>
0xF80010	FCMP	—	_	CMPPOL1 ⁽²⁾	HYST1	<1:0> ⁽²⁾	CMPPOL0 ⁽²⁾	HYST0-	<1:0> ⁽²⁾

Legend: — = unimplemented bit, read as '0'.

Note 1: These bits are reserved for use by development tools and must be programmed as '1'.

2: These bits are reserved on dsPIC33FJXXXGS406 devices and always read as '1'.

Bit Field	Register	Description
BWRP	FBS	Boot Segment Program Flash Write Protection bit 1 = Boot segment can be written 0 = Boot segment is write-protected
BSS<2:0>	FBS	Boot Segment Program Flash Code Protection Size bits x11 = No boot program Flash segment
		Boot space is 256 instruction words (except interrupt vectors) 110 = Standard security; boot program Flash segment ends at 0x0003FE 010 = High security; boot program Flash segment ends at 0x0003FE
		Boot space is 768 instruction words (except interrupt vectors) 101 = Standard security; boot program Flash segment ends at 0x0007FE
		001 = High security; boot program Flash segment ends at 0x0007FE
		Boot space is 1792 instruction words (except interrupt vectors) 100 = Standard security; boot program Flash segment ends at 0x000FFE
		000 = High security; boot program Flash segment ends at 0x000FFE
GSS<1:0>	FGS	General Segment Code-Protect bits 11 = User program memory is not code-protected 10 = Standard security 0x = High security
GWRP	FGS	General Segment Write-Protect bit
		1 = User program memory is not write-protected0 = User program memory is write-protected
IESO	FOSCSEL	 Two-speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source
FNOSC<2:0>	FOSCSEL	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
OSCIOFNC	FOSC	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode

TABLE 24-2: dsPIC33F CONFIGURATION BITS DESCRIPTION

TABLE 24-2: dsPIC33F CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	Description
FWDTEN	FWDT	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled; clearing the SWDTEN bit in the RCON register will have no effect) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
WINDIS	FWDT	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
WDTPRE	FWDT	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST<3:0>	FWDT	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •
FPWRT<2:0>	FPOR	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled
JTAGEN	FICD	JTAG Enable bit 1 = JTAG is enabled 0 = JTAG is disabled
ICS<1:0>	FICD	ICD Communication Channel Select Enable bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use.
ALTQIO	FPOR	Enable Alternate QEI1 pin bit 1 = QEA1, QEB1 and INDX1 are selected as inputs to QEI1 0 = AQEA1, AQEB1 and AINDX1 are selected as inputs to QEI1
ALTSS1	FPOR	Enable Alternate $\overline{SS1}$ pin bit 1 = $\overline{ASS1}$ is selected as the I/O pin for SPI1 0 = $\overline{SS1}$ is selected as the I/O pin for SPI1
CMPPOL0	FCMP	Comparator Hysteresis Polarity (for even numbered comparators) 1 = Hysteresis is applied to falling edge 0 = Hysteresis is applied to rising edge
HYST0<1:0>	FCMP	Comparator Hysteresis Select 11 = 45 mV Hysteresis 10 = 30 mV Hysteresis 01 = 15 mV Hysteresis 00 = No Hysteresis

Bit Field	Register	Description
CMPPOL1	FCMP	Comparator Hysteresis Polarity (for odd numbered comparators) 1 = Hysteresis is applied to falling edge 0 = Hysteresis is applied to rising edge
HYST1<1:0>	FCMP	Comparator Hysteresis Select 11 = 45 mV Hysteresis 10 = 30 mV Hysteresis 01 = 15 mV Hysteresis 00 = No Hysteresis

TABLE 24-2: dsPIC33F CONFIGURATION BITS DESCRIPTION (CONTINUED)

24.2 On-Chip Voltage Regulator

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices power their core digital logic at a nominal 2.5V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families incorporate an on-chip regulator that allows the device to run its core logic from VDD.


The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) must be connected to the VCAP/VDDCORE pin (Figure 24-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 27-13 located in **Section 27.1 "DC Characteristics"**.

Note:	It is important for the low-ESR capacitor to							
	be placed as close as possible to t	the						
	VCAP/VDDCORE pin.							

On a POR, it takes approximately 20 μ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 24-1:

CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR^(1,2)



24.3 BOR: Brown-Out Reset

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage VCAP/VDDCORE. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

24.4 Watchdog Timer (WDT)

For dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

24.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32.767 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32.767 kHz input, the prescaler yields a nominal WDT time-out period (TwDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>) which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit

after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)

- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note:	The	CLRWDT	and	PWRSAV	instructions
				and posts	caler counts
	wner	n execute	J.		

24.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the WDT will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3:2>) will need to be cleared in software after the device wakes up.

24.4.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.


The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note:	If the WINDIS bit (FWDT<6>) is cleared, the						
	CLRWDT instruction should be executed by						
	the application software only during the last						
	1/4 of the WDT period. This CLRWDT						
	window can be determined by using a timer.						
	If a CLRWDT instruction is executed before						
	this window, a WDT Reset occurs.						

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

FIGURE 24-2: WDT BLOCK DIAGRAM

www.DataSheet4U.com



24.5 JTAG Interface

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on this interface will be provided in future revisions of the document.

24.6 In-Circuit Serial Programming

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 family digital signal controllers can be serially programmed while in the end application circuit. This is done with two lines for clock and data and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the "dsPIC33F/PIC24H Flash Programming Specification" (DS70152) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- · PGEC3 and PGED3

24.7 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the incircuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the EMUCx (Emulation/Debug Clock) and EMUDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- · PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, VSS, PGC, PGD and the EMUDx/EMUCx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

24.8 Code Protection and CodeGuard™ Security

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices offer the intermediate implementation of CodeGuard[™] Security. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard[™] Security can be used to securely update Flash even when multiple IPs reside on a single chip.

The code protection features are controlled by the Configuration registers: FBS and FGS.

Secure segment and RAM protection is not implemented in dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices.

Note: Refer to the "CodeGuard Security Reference Manual" (DS70180) for further information on usage, configuration and operation of CodeGuard Security.

TABLE 24-3: CODE FLASH SECURITY SEGMENT SIZES FOR 64K BYTE DEVICES

BSS<2:0> = x11 0K	BSS<2:0> = x10 1K	BSS<2:0> = x01 4K	BSS<2:0> = x00 8K		
VS = 256 IW 00000h 0001FEh 000200h	VS = 256 IW 000000h BS = 768 IW 000200h 0007FEh 000800h	VS = 256 IW 000000h 0001FEh 000200h BS = 3840 IW 001FFEh 002000h	VS = 256 IW 000000h BS = 7936 IW 000200h 003FFEh 003FFEh		
GS = 21760 IW 00ABFEh	GS = 20992 IW 00ABFEh	GS = 17920 IW 00ABFEh	GS = 13824 IW 00ABFEh		

TABLE 24-4: CODE FLASH SECURITY SEGMENT SIZES FOR 32K BYTE DEVICES

BSS<2:0> = x11 0K	BSS<2:0> = x10 1K	BSS<2:0> = x01 4K	BSS<2:0> = x00 8K		
VS = 256 IW 00000h 0001FEh 000200h	VS = 256 IW 000000h 0001FEh BS = 768 IW 000200h 0007FEh 000800h	VS = 256 IW 000000h 0001FEh 000200h BS = 3840 IW 001FFEh	VS = 256 IW 000000h BS = 7936 IW 000200h		
GS = 11008 IW 0057FEh	GS = 10240 IW 0057FEh	002000h GS = 7168 IW 0057FEh	003FFEh 004000h 0057FEh		
00ABFEh	00ABFEh	00ABFEh	00ABFEh		

NOTES:

25.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest "dsPIC33F/PIC24H Family Reference Manual" sections.

The dsPIC33F instruction set is identical to that of the dsPIC30F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- DSP operations
- · Control operations

Table 25-1 shows the general symbols used in describing the instructions.

The dsPIC33F instruction set summary in Table 25-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value, 'f'
- The destination, which could be either the file register, 'f', or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- · The accumulator write-back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register, 'Wn', or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

Most instructions are a single word. Certain double-word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note:	For more details on the instruction set,
	refer to the "16-bit MCU and DSC
	Programmer's Reference Manual"
	(DS70157).

	BOLS USED IN OPCODE DESCRIPTIONS
Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.W	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator Write-Back Destination Address register \in {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word-addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'
None	Field does not require an entry, can be blank
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor Working register pair (Direct Addressing)

TABLE 25-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

TABLE 25-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

Field	Description
Wm*Wm	Multiplicand and Multiplier Working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier Working register pair for DSP instructions \in {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 Working registers ∈ {W0W15}
Wnd	One of 16 Destination Working registers ∈ {W0W15}
Wns	One of 16 Source Working registers ∈ {W0W15}
WREG	W0 (Working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X Data Space Prefetch Address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}
Wy	Y Data Space Prefetch Address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}
Wyd	Y Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SE
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-Bit Signed Add to Accumulator	1	1	OA,OB,SA,SE
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE,Expr	Branch if Greater Than or Equal	1	1 (2)	None
		BRA	GEU, Expr	Branch if Unsigned Greater Than or Equal	1	1 (2)	None
		BRA	GT,Expr	Branch if Greater Than	1	1 (2)	None
		BRA	GTU, Expr	Branch if Unsigned Greater Than	1	1 (2)	None
		BRA	LE,Expr	Branch if Less Than or Equal	1	1 (2)	None
		BRA	LEU, Expr	Branch if Unsigned Less Than or Equal	1	1 (2)	None
		BRA	LT,Expr	Branch if Less Than	1	1 (2)	None
		BRA	LTU, Expr	Branch if Unsigned Less Than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NOV, Expr	Branch if Not Overflow	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	OA,Expr	Branch if Accumulator A Overflow	1	1 (2)	None
		BRA	OB,Expr	Branch if Accumulator B Overflow	1	1 (2)	None
		BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
		BRA	SA, Expr	Branch if Accumulator A Saturated	1	1 (2)	None
		BRA	SB,Expr	Branch if Accumulator B Saturated	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
-		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
~	210	BIG	Ws,#bit4	Bit Toggle Ws	1	1	None

TABLE 25-2: INSTRUCTION SET OVERVIEW

Base Status Flags Assembly # of # of Assembly Syntax Instr Description Words Mnemonic Cycles Affected # 10 Bit Test f, Skip if Clear BTSC BTSC f,#bit4 1 1 None (2 or 3) Bit Test Ws, Skip if Clear 1 BTSC Ws.#bit4 1 None (2 or 3) 11 BTSS f,#bit4 Bit Test f, Skip if Set 1 BTSS 1 None (2 or 3) Bit Test Ws, Skip if Set 1 None BTSS Ws,#bit4 1 (2 or 3) 12 BTST f,#bit4 Bit Test f 1 Ζ BTST 1 BTST.C Ws,#bit4 Bit Test Ws to C 1 1 С BTST.Z Ws,#bit4 Bit Test Ws to Z 1 1 Ζ С Bit Test Ws<Wb> to C 1 BTST.C Ws,Wb 1 Bit Test Ws<Wb> to Z 1 Ζ BTST.Z 1 Ws,Wb 13 BTSTS BTSTS f,#bit4 Bit Test then Set f 1 1 Ζ BTSTS.C Ws,#bit4 Bit Test Ws to C, then Set 1 1 С BTSTS.Z Ws,#bit4 Bit Test Ws to Z, then Set 1 1 Ζ 14 Call Subroutine 2 2 CALL lit23 None CALL Call Indirect Subroutine 1 2 None CALL Wn 15 f = 0x00001 1 None CLR CLR f CLR WREG WREG = 0x00001 1 None CLR Ws = 0x00001 None Ws 1 OA,OB,SA,SB CLR Acc, Wx, Wxd, Wy, Wyd, AWB Clear Accumulator 1 1 16 CLRWDT Clear Watchdog Timer 1 1 WDTO,Sleep CLRWDT 17 $f = \overline{f}$ 1 N,Z COM COM 1 f WREG = \overline{f} 1 1 N,Z COM f,WREG Wd = WsWs,Wd 1 1 N,Z COM 18 Compare f with WREG 1 C,DC,N,OV,Z CP СР f 1 Compare Wb with lit5 1 1 C,DC,N,OV,Z CP Wb,#lit5 СР Wb,Ws Compare Wb with Ws (Wb - Ws) 1 1 C,DC,N,OV,Z 19 CP0 Compare f with 0x0000 1 1 C,DC,N,OV,Z CP0 f CPO Ws Compare Ws with 0x0000 1 1 C,DC,N,OV,Z 20 C,DC,N,OV,Z СРВ СРВ f Compare f with WREG, with Borrow 1 1 Compare Wb with lit5, with Borrow C.DC.N.OV.Z 1 1 CPB Wb,#lit5 CPB Wb,Ws Compare Wb with Ws, with Borrow 1 1 C,DC,N,OV,Z $(Wb - Ws - \overline{C})$ 21 Compare Wb with Wn, Skip if = CPSEO 1 None CPSEO Wb, Wn 1 (2 or 3) 22 CPSGT Compare Wb with Wn, Skip if > 1 CPSGT Wb, Wn 1 None (2 or 3) 23 Compare Wb with Wn, Skip if < 1 None CPSLT CPSLT Wb, Wn 1 (2 or 3) 24 Compare Wb with Wn, Skip if ≠ CPSNE CPSNE Wb, Wn 1 1 None (2 or 3) 25 Wn = Decimal Adjust Wn DAW DAW Wn 1 1 С 26 C,DC,N,OV,Z DEC DEC f f = f - 11 1 WREG = f - 1 DEC C,DC,N,OV,Z f,WREG 1 1 Wd = Ws - 1C,DC,N,OV,Z DEC Ws,Wd 1 1 27 DEC2 DEC2 f f = f - 21 1 C,DC,N,OV,Z WREG = f - 21 1 C,DC,N,OV,Z DEC2 f,WREG DEC2 Wd = Ws - 21 1 C,DC,N,OV,Z Ws,Wd #lit14 1 28 DISI DISI Disable Interrupts for k Instruction Cycles 1 None

TABLE 25-2: INSTRUCTION SET OVERVIEW (CONTINUED)

TABL	E 25-2:	INSTR	UCTION SET OVERVIE	(CONTINUED)					
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected		
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV		
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV		
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV		
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV		
30	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV		
31	DO	DO	#lit14,Expr	Do code to PC + Expr, lit14 + 1 times	2	2	None		
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None		
32	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB		
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB		
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None		
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С		
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С		
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С		
38	GOTO	GOTO	Expr	Go to Address	2	2	None		
		GOTO	Wn	Go to Indirect	1	2	None		
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z		
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z		
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z		
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z		
	-	INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z		
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z		
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z		
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z		
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z		
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z		
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z		
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB		
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	None		
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z		
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z		
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z		
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z		
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z		
45	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB		
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB		
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None		
		MOV	f	Move f to f	1	1	N,Z		
		MOV	f,WREG	Move f to WREG	1	1	N,Z		
		MOV	#lit16,Wn	Move 16-Bit Literal to Wn	1	1	None		
		MOV.b	#lit8,Wn	Move 8-Bit Literal to Wn	1	1	None		
		MOV	Wn,f	Move Wn to f	1	1	None		
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None		
		MOV	WREG, f	Move WREG to f	1	1	N,Z		
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None		
		MOV.D	Ws, Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None		
47	MOVSAC	MOVSAC	Acc, Wx, Wxd, Wy, Wyd, AWB	Prefetch and Store Accumulator	1	1	None		
					1	1			

TABLE 25-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base # of Assembly # of Status Flags Instr Description Assembly Syntax Affected Mnemonic Words Cycles # 48 OA,OB,OAB, MPY MPY Multiply Wm by Wn to Accumulator 1 1 SA,SB,SAB Wm*Wn, Acc, Wx, Wxd, Wy, Wyd MPY Square Wm to Accumulator 1 1 OA,OB,OAB, Wm*Wm, Acc, Wx, Wxd, Wy, Wyd SA,SB,SAB 49 MPY.N MPY.N -(Multiply Wm by Wn) to Accumulator 1 1 None Wm*Wn, Acc, Wx, Wxd, Wv, Wvd 50 OA,OB,OAB, MSC MSC Wm*Wm, Acc, Wx, Wxd, Wy, Wyd Multiply and Subtract from Accumulator 1 1 SA,SB,SAB AWB 51 {Wnd + 1, Wnd} = signed(Wb) * signed(Ws) 1 1 None MUT. MUL.SS Wb,Ws,Wnd {Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws) 1 None MUL.SU Wb,Ws,Wnd 1 {Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws) 1 None MUL.US Wb,Ws,Wnd 1 MUL.UU Wb,Ws,Wnd {Wnd + 1, Wnd} = unsigned(Wb) * 1 1 None unsigned(Ws) {Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5) 1 1 None MUL.SU Wb,#lit5,Wnd {Wnd + 1, Wnd} = unsigned(Wb) * MUL.UU Wb,#lit5,Wnd 1 1 None unsigned(lit5) W3:W2 = f * WREG MUL f 1 1 None 52 OA,OB,OAB, NEG NEG Negate Accumulator 1 1 Acc SA.SB.SAB $f = \overline{f} + 1$ NEG f 1 1 C,DC,N,OV,Z WREG = \overline{f} + 1 C,DC,N,OV,Z NEG f,WREG 1 1 Wd = Ws + 11 C,DC,N,OV,Z NEG Ws,Wd 1 53 NOP 1 NOP No Operation 1 None NOPR No Operation 1 1 None 54 POP POP Pop f from Top-of-Stack (TOS) 1 1 None f POP Wdo Pop from Top-of-Stack (TOS) to Wdo 1 1 None POP.D Wnd Pop from Top-of-Stack (TOS) to 1 2 None W(nd):W(nd + 1) Pop Shadow Registers 1 1 All POP.S 55 PUSH PUSH f Push f to Top-of-Stack (TOS) 1 1 None PUSH Push Wso to Top-of-Stack (TOS) 1 1 None Wso PUSH.D Push W(ns):W(ns + 1) to Top-of-Stack (TOS) 1 2 None Wns 1 1 PUSH.S Push Shadow Registers None 56 PWRSAV PWRSAV #lit1 Go into Sleep or Idle mode 1 WDTO,Sleep 1 57 RCALL RCALL Expr Relative Call 1 2 None RCALL Wn Computed Call 1 2 None 58 Repeat Next Instruction lit14 + 1 times 1 1 None REPEAT REPEAT #lit14 REPEAT Repeat Next Instruction (Wn) + 1 times 1 1 None Wn 59 RESET RESET Software Device Reset 1 1 None 60 RETFIE Return from interrupt 1 3 (2) None RETFIE 61 RETLW RETLW #lit10,Wn Return with Literal in Wn 1 3 (2) None 62 RETURN RETURN Return from Subroutine 1 3 (2) None 63 RLC f = Rotate Left through Carry f 1 1 C,N,Z RLC f 1 1 C,N,Z RLC WREG = Rotate Left through Carry f f,WREG Wd = Rotate Left through Carry Ws 1 C,N,Z RLC Ws,Wd 1 64 f = Rotate Left (No Carry) f N.Z RLNC RLNC f 1 1 WREG = Rotate Left (No Carry) f N.Z RLNC f,WREG 1 1 PLNC Wd = Rotate Left (No Carry) Ws 1 1 N.Z Ws,Wd 65 RRC RRC f = Rotate Right through Carry f 1 1 C,N,Z f RRC f,WREG WREG = Rotate Right through Carry f 1 1 C,N,Z RRC Wd = Rotate Right through Carry Ws 1 1 C,N,Z Ws,Wd

TABLE 25-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Assembly # of # of Status Flags Instr Assembly Syntax Description Mnemonic Words Cycles Affected # f = Rotate Right (No Carry) f 66 RRNC RRNC f 1 1 N,Z RRNC f.WREG WREG = Rotate Right (No Carry) f 1 1 N,Z RRNC Ws,Wd Wd = Rotate Right (No Carry) Ws 1 1 N,Z 67 SAC SAC Acc, #Slit4, Wdo Store Accumulator 1 1 None SAC.R Store Rounded Accumulator 1 1 None Acc, #Slit4, Wdo 68 SE SE Ws,Wnd Wnd = Sign-Extended Ws 1 1 C,N,Z 69 SETM f = 0xFFFF1 1 None SETM f WREG WREG = 0xFFFF 1 1 None SETM 1 1 Ws = 0xFFFF SETM None Ws 70 SFTAC 1 1 OA,OB,OAB, SFTAC Acc,Wn Arithmetic Shift Accumulator by (Wn) SA,SB,SAB Arithmetic Shift Accumulator by Slit6 1 1 OA,OB,OAB, SFTAC Acc,#Slit6 SA,SB,SAB 71 f = Left Shift f 1 1 C,N,OV,Z SL SL f 1 SL WREG = Left Shift f 1 C,N,OV,Z f,WREG 1 SL Ws,Wd Wd = Left Shift Ws 1 C,N,OV,Z SL Wb,Wns,Wnd Wnd = Left Shift Wb by Wns 1 1 N,Z SL Wb,#lit5,Wnd Wnd = Left Shift Wb by lit5 1 1 N,Z 72 OA,OB,OAB, SUB SUB Acc Subtract Accumulators 1 1 SA,SB,SAB f = f – WREG 1 1 C,DC,N,OV,Z f SUB SUB f,WREG WREG = f - WREG 1 1 C,DC,N,OV,Z Wn = Wn - lit101 1 C,DC,N,OV,Z SUB #lit10,Wn Wd = Wb - Ws1 1 SUB Wb,Ws,Wd C,DC,N,OV,Z SUB Wd = Wb - lit5 1 1 C,DC,N,OV,Z Wb,#lit5,Wd 73 SUBB $f = f - WREG - (\overline{C})$ 1 1 C,DC,N,OV,Z SUBB f WREG = $f - WREG - (\overline{C})$ 1 f,WREG 1 C,DC,N,OV,Z SUBB $Wn = Wn - lit10 - (\overline{C})$ 1 SUBB #lit10,Wn 1 C,DC,N,OV,Z $Wd = Wb - Ws - (\overline{C})$ SUBB 1 1 C,DC,N,OV,Z Wb,Ws,Wd Wb,#lit5,Wd SUBB $Wd = Wb - lit5 - (\overline{C})$ 1 1 C,DC,N,OV,Z 74 SUBR SUBR f = WREG - f1 1 C,DC,N,OV,Z f WREG = WREG - f 1 1 C,DC,N,OV,Z SUBR f,WREG Wd = Ws - Wb 1 1 C,DC,N,OV,Z SUBR Wb,Ws,Wd Wd = lit5 - Wb1 SUBR Wb,#lit5,Wd 1 C,DC,N,OV,Z 75 SUBBR SUBBR $f = WREG - f - (\overline{C})$ 1 1 C,DC,N,OV,Z f WREG = WREG - $f - (\overline{C})$ f,WREG 1 1 C,DC,N,OV,Z SUBBR SUBBR $Wd = Ws - Wb - (\overline{C})$ 1 1 C,DC,N,OV,Z Wb,Ws,Wd $Wd = lit5 - Wb - (\overline{C})$ 1 C,DC,N,OV,Z SUBBR Wb,#lit5,Wd 1 76 Wn = Nibble Swap Wn 1 SWAP SWAP.b Wn 1 None SWAP Wn = Byte Swap Wn 1 1 None Wn 77 TBLRDH TBLRDH Ws,Wd Read Prog<23:16> to Wd<7:0> 1 2 None 78 2 TBLRDL TBLRDL Ws,Wd Read Prog<15:0> to Wd 1 None 79 TBLWTH TBLWTH Write Ws<7:0> to Prog<23:16> 1 2 None Ws,Wd 80 Write Ws to Prog<15:0> 1 2 TBLWTL TBLWTL None Ws,Wd 81 ULNK ULNK Unlink Frame Pointer 1 1 None f = f .XOR. WREG 82 1 1 N.Z XOR XOR f WREG = f .XOR. WREG 1 1 N,Z XOR f,WREG 1 Wd = lit10 .XOR. Wd 1 N.Z XOR #lit10,Wn 1 N,Z XOR Wb,Ws,Wd Wd = Wb .XOR. Ws 1 XOR Wb,#lit5,Wd Wd = Wb .XOR. lit5 1 1 N,Z 83 ZE ΖE Wnd = Zero-Extend Ws 1 1 C,Z,N Ws,Wnd

TABLE 25-2: INSTRUCTION SET OVERVIEW (CONTINUED)

26.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- · Emulators
- MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit[™] 3 Debug Express
- Device Programmers
 - PICkit™ 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

26.1 MPLAB Integrated Development com Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

26.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

26.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

26.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

26.5 MPLINK Object Linker/^{ww.DataSheet4U.com} MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

26.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

26.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

26.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

26.9 MPLAB ICD 3 In-Circuit Debuggerom System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

26.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

26.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows[®] programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC® microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

26.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

26.13 Demonstration/Development^{Sheet4U.com} Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

27.0 ELECTRICAL CHARACTERISTICS

www.DataSheet4U.com

This section provides an overview of dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33FJ32GS406/608/6010 and dsPIC33FJ64GS406/608/6010 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant, with respect to Vss ⁽⁴⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss, when Vdd \geq 3.0V ⁽⁴⁾	0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss, when VDD < 3.0V ⁽⁴⁾	0.3V to (VDD + 0.3V)
Voltage on VCAP/VDDCORE with respect to Vss	2.25V to 2.75V
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin ⁽²⁾	250 mA
Maximum output current sunk by any I/O pin ⁽³⁾	4 mA
Maximum output current sourced by any I/O pin ⁽³⁾	4 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports ⁽²⁾	200 mA
Maximum output current sunk by non-remappable PWM pins	16 mA
Maximum output current sourced by non-remappable PWM pins	16 mA

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- 2: Maximum allowable current is a function of device maximum power dissipation (see Table 27-2).
- **3:** Exceptions are PWMxL, and PWMxH, which are able to sink/source 16 mA, and digital pins, which are able to sink/source 8 mA.
- 4: See the "Pin Diagrams" section for 5V tolerant pins.

27.1 DC Characteristics

	Voo Bongo	Tomp Bongo	Max MIPS
Characteristic	VDD Range (in Volts)	Temp Range (in °C)	dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610
	3.0-3.6V	-40°C to +85°C	40
	3.0-3.6V	-40°C to +125°C	40

TABLE 27-1: OPERATING MIPS VS. VOLTAGE

TABLE 27-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40		+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40		+140	°C
Operating Ambient Temperature Range	TA	-40		+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD \times (IDD - \Sigma IOH)$ I/O Pin Power Dissipation:	PD	PINT + PI/O		w	
$I/O = \Sigma (\{VDD - VOH\} \times IOH) + \Sigma (VOL \times IOL)$					
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θ.	A	W

TABLE 27-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Мах	Unit	Notes
Package Thermal Resistance, 64-Pin QFN (9x9x0.9 mm)	θJA	28	_	°C/W	1
Package Thermal Resistance, 64-Pin TQFP (10x10x1 mm)	θJA	39		°C/W	1
Package Thermal Resistance, 80-Pin TQFP (12x12x1 mm)	θJA	53.1	-	°C/W	1
Package Thermal Resistance, 100-Pin TQFP (12x12x1 mm)	θJA	43	_	°C/W	1
Package Thermal Resistance, 100-Pin TQFP (14x14x1 mm)	θJA	43	_	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

www.DataSheet4U.com

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions	
Operati	ng Voltag	e						
	Supply V	/oltage						
DC10	Vdd		3.0	—	3.6	V	Industrial and extended	
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8	_	_	V		
DC16	VPOR	VDD Start Voltage⁽⁴⁾ to Ensure Internal Power-on Reset Signal	_	_	Vss	V		
DC17	Svdd	VDD Rise Rate⁽³⁾ to Ensure Internal Power-on Reset Signal	0.03	_	_	V/ms	0-3.0V in 0.1s	
DC18	VCORE	VDD Core Internal Regulator Voltage	2.25	—	2.75	V	Voltage is dependent on load, temperature and VDD	

TABLE 27-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: This is the limit to which VDD may be lowered without losing RAM data.

3: These parameters are characterized but not tested in manufacturing.

4: VDD voltage must remain at Vss for a minimum of 200 µs to ensure POR.

www.DataSheet4U.com

TABLE 27-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARA	CTERISTICS	6	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Parameter No.	Typical ⁽¹⁾	Max	Units			Conditions			
Operating C	Current (IDD)	(2)		•					
DC20d	21	30	mA	-40°C					
DC20a	21	30	mA	+25°C	3.3V	10 MIPS			
DC20b	21	30	mA	+85°C	3.3V	See Note 2			
DC20c	22	30	mA	+125°C					
DC21d	28	40	mA	-40°C					
DC21a	28	40	mA	+25°C	2.21/	16 MIPS			
DC21b	28	40	mA	+85°C	3.3V	See Note 2 and Note 3			
DC21c	29	40	mA	+125°C	7				
DC22d	35	45	mA	-40°C					
DC22a	35	45	mA	+25°C	2.21/	20 MIPS			
DC22b	35	45	mA	+85°C	3.3V	See Note 2 and Note 3			
DC22c	36	45	mA	+125°C	_				
DC23d	49	60	mA	-40°C					
DC23a	49	60	mA	+25°C		30 MIPS			
DC23b	49	60	mA	+85°C	3.3V	See Note 2 and Note 3			
DC23c	50	60	mA	+125°C					
DC24d	66	75	mA	-40°C					
DC24a	66	75	mA	+25°C		40 MIPS			
DC24b	66	75	mA	+85°C	3.3V	See Note 2			
DC24c	67	75	mA	+125°C	_				
DC25d	153	170	mA	-40°C		40 MIPS			
DC25a	154	170	mA	+25°C		See Note 2 , except PWM is			
DC25b	155	170	mA	+85°C	3.3V	operating at maximum speed			
DC25c	156	170	mA	+125°C	1	(PTCON2 = 0x0000)			
DC26d	122	135	mA	-40°C		40 MIPS			
DC26a	123	135	mA	+25°C		See Note 2 , except PWM is			
DC26b	124	135	mA	+85°C	3.3V	operating at 1/2 speed			
DC26c	125	135	mA	+125°C	1	(PTCON2 = 0x0001)			
DC27d	107	120	mA	-40°C		40 MIPS			
DC27a	108	120	mA	+25°C		See Note 2 , except PWM is			
DC27b	109	120	mA	+85°C	- 3.3V	operating at 1/4 speed			
DC27c	110	120	mA	+125°C	1	(PTCON2 = 0x0002)			
DC28d	88	100	mA	-40°C		40 MIPS			
DC28a	89	100	mA	+25°C	-	See Note 2 , except PWM is			
DC28b	89	100	mA	+85°C	- 3.3V	operating at 1/8 speed			
DC28c	89	100	mA	+125°C	-	(PTCON2 = 0x0003)			

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD, WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating (PMD bits are all set).

3: These parameters are characterized but not tested in manufacturing.

www.DataSheet4U.com

DC CHARACT	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Parameter No.	Typical ⁽¹⁾	Max	Units	ts Conditions						
Idle Current (IIDLE): Core Off Clock On Base Current ⁽²⁾										
DC40d	8	15	mA	-40°C						
DC40a	9	15	mA	+25°C	2 2)/					
DC40b	9	15	mA	+85°C	- 3.3V	10 MIPS				
DC40c	10	15	mA	+125°C						
DC41d	11	20	mA	-40°C						
DC41a	11	20	mA	+25°C	3.3V	16 MIPS ⁽³⁾				
DC41b	11	20	mA	+85°C	3.3V	10 MIPS(*)				
DC41c	12	20	mA	+125°C						
DC42d	14	25	mA	-40°C		20 MIPS ⁽³⁾				
DC42a	14	25	mA	+25°C	2.21/					
DC42b	14	25	mA	+85°C	- 3.3V					
DC42c	15	25	mA	+125°C						
DC43d	20	30	mA	-40°C						
DC43a	20	30	mA	+25°C	2.2)/	30 MIPS ⁽³⁾				
DC43b	21	30	mA	+85°C	- 3.3V	30 MIPS(0)				
DC43c	22	30	mA	+125°C						
DC44d	29	40	mA	-40°C						
DC44a	29	40	mA	+25°C	2.2)/					
DC44b	30	40	mA	+85°C	- 3.3V	40 MIPS				
DC44c	31	40	mA	+125°C	1					

TABLE 27-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: Base IIDLE current is measured with core off, clock on and all modules turned off. Peripheral module Disable SFR registers are zeroed. All I/O pins are configured as inputs and pulled to Vss.

3: These parameters are characterized but not tested in manufacturing.

TABLE 27-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		(unless oth	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq T_A \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq T_A \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Parameter No.	Typical ⁽¹⁾	Мах	Units	its Conditions					
Power-Down Current (IPD) ^(2,4)									
DC60d	50	200	μA	-40°C					
DC60a	50	200	μA	+25°C	3.3V	Base Power-Down Current			
DC60b	200	500	μA	+85°C	3.3V	Base Power-Down Current			
DC60c	600	1000	μA	+125°C					
DC61d	8	13	μA	-40°C					
DC61a	10	15	μA	+25°C	3.3∨	Watchdog Timer Current: △IwDT ⁽³⁾			
DC61b	12	20	μA	+85°C	3.3V				
DC61c	13	25	μA	+125°C					

Note 1: Data in the Typical column is at 3.3V, +25°C unless otherwise stated.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

3: The ∆ current is the additional current consumed when the WDT module is enabled. This current should be added to the base IPD current.

4: These currents are measured on the device containing the most memory in this family.

TABLE 27-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARACTERI	STICS	Standard C (unless oth Operating to	nerwise s	tated) re -40°C	≤ Ta ≤ +8	o 3.6V 5°C for Industrial 25°C for Extended	
Parameter No.	Doze Ratio	Units	Conditions				
DC73a	105	120	1:2	mA			
DC73f	82	100	1:64	mA	-40°C	3.3V	40 MIPS
DC73g	82	100	1:128	mA			
DC70a	105	120	1:2	mA			
DC70f	80	100	1:64	mA	+25°C	3.3V	40 MIPS
DC70g	79	100	1:128	mA			
DC71a	105	120	1:2	mA			
DC71f	77	100	1:64	mA	+85°C	3.3V	40 MIPS
DC71g	77	100	1:128	mA			
DC72a	105	120	1:2	mA			
DC72f	76	100	1:64	mA	+125°C	3.3V	40 MIPS
DC72g	76	100	1:128	mA			

Note 1: Data in the Typical column is at 3.3V, +25°C unless otherwise stated.

DC CHA	RACTER	ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
	VIL	Input Low Voltage						
DI10		I/O Pins	Vss	—	0.2 Vdd	V		
DI15		MCLR	Vss	—	0.2 Vdd	V		
DI16		I/O Pins with OSC1 or SOSCI	Vss	_	0.2 Vdd	V		
DI18		I/O Pins with SDAx, SCLx, U2RX, U2TX	Vss	—	0.3 Vdd	V	SMBus disabled	
DI19		I/O Pins with SDAx, SCLx, U2RX, U2TX	Vss	—	0.2 Vdd	V	SMBus enabled	
	Vih	Input High Voltage						
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾	0.7 Vdd	_	Vdd	V		
DI21		I/O Pins 5V Tolerant ⁽⁴⁾	0.7 Vdd	_	5.5	V		
	ICNPU	CNx Pull-up Current						
DI30			_	250	_	μA	VDD = 3.3V, VPIN = VSS	
	lı∟	Input Leakage Current ^(2,3,4)						
DI50		I/O Pins with:						
		4 mA Source/Sink Capability	—	—	±2	μA	$Vss \leq V \text{PIN} \leq V \text{DD},$	
		8 mA Source/Sink Capability	_	_	±4	μA	Pin at high-impedance $Vss \le VPIN \le VDD$,	
							Pin at high-impedance	
		16 mA Source/Sink Capability	_	_	±8	μA	$Vss \le VPIN \le VDD$, Pin at high-impedance	
DI55		MCLR	—	_	±2	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$	
DI56		OSC1	—	—	±2	μA	$Vss \le VPIN \le VDD, \\ XT and HS modes$	
DI57	Isink	Sink Current Pins:						
		RA9, RA10, RD3-RD7, RD13, RE0-RE7, RG12, RG13	—	_	16	mA		
		Pins: RC15	_	_	8	mA		
		Pins: RA0-RA7, RA14, RA15, RB0-	_	_	4	mA		
		RB15, RC1-RC4, RC12-RC14, RD0-RD2, RD8-RD12, RD14, RD15, RE8, RE9, RF0-RF8, RF12, RF13, RG0-RG3, RG6- RG9, RG14, RG15 Pins: MCLR		_	2	mA		

TABLE 27-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

www.DataSheet4U.com

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: See "Pin Diagrams" for the list of 5V tolerant I/O pins.

Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) **DC CHARACTERISTICS** Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended Param Symbol Min Units Conditions Characteristic Тур Max No. DO10 VOL **Output Low Voltage** I/O Ports: 4 mA Source/Sink Capability 0.4 V IOL = 4 mA, VDD = 3.3 V8 mA Source/Sink Capability IOL = 8 mA, VDD = 3.3 V0.4 V 16 mA Source/Sink Capability IOL = 16 mA, VDD = 3.3 V0.4 V DO16 OSC2/CLKO 0.4 V IOL = 2 mA, VDD = 3.3VDO20 Vон **Output High Voltage** I/O Ports: 4 mA Source/Sink Capability 2.40 V IOH = -4 mA, VDD = 3.3V 8 mA Source/Sink Capability 2.40 V IOH = -8 mA, VDD = 3.3 V16 mA Source/Sink Capability 2.40 IOH = -16 mA, VDD = 3.3V V DO26 OSC2/CLKO 2.41 V IOH = -1.3 mA, VDD = 3.3V DO27 ISOURCE Source Current Pins: RA9, RA10, RD3-RD7, RD13, 16 mΑ RE0-RE7, RG12, RG13 Pins: 8 mΑ **RC15** Pins: 4 mΑ RA0-RA7, RA14, RA15, RB0-RB15, RC1-RC4, RC12-RC14, RD0-RD2, RD8-RD12, RD14, RD15, RE8, RE9, RF0-RF8, RF12, RF13, RG0-RG3, RG6-RG9, RG14, RG15 Pins: 2 mΑ MCLR

TABLE 27-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

TABLE 27-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			Standard Oper (unless otherw Operating temp	vise state	ed) -40°C ⊴	≤ Ta ≤ +8	5°C for Ir	idustrial Extended
Param No.	Symbol	Character	istic	Min ⁽¹⁾	Тур	Max	Units	Conditions
BO10	VBOR	BOR Event on VDD Transition High-to-Low BOR Event is Tied to VDD Core Voltage Decrease		2.6		2.95	V	

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

www.DataSheet4U.com

DC CHA	RACTER	ISTICS	(unless	-	vise state	ed) -40°C∶	s: 3.0V to 3.6V ≤ TA ≤ +85°C for Industrial
Param No.	Symbol	Characteristic	Min				≤ TA ≤ +125°C for Extended Conditions
		Program Flash Memory					
D130	Eр	Cell Endurance	10,000	—		E/W	-40°C to +125°C
D131	Vpr	VDD for Read	VMIN	—	3.6	V	VMIN = Minimum operating voltage
D132B	VPEW	VDD for Self-Timed Write	VMIN	—	3.6	V	VMIN = Minimum operating voltage
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated, -40°C to +125°C
D135	IDDP	Supply Current during Programming	-	10	_	mA	
D136a	Trw	Row Write Time	1.43	—	1.58	ms	Trw = 11064 FRC cycles, Ta = +85°C, See Note 2
D136b	Trw	Row Write Time	1.39	—	1.63	ms	Trw = 11064 FRC cycles, Ta = +125°C, See Note 2
D137a	TPE	Page Erase Time	21.8	—	24.1	ms	TPE = 168517 FRC cycles, TA = +85°C, See Note 2
D137b	TPE	Page Erase Time	21.1	—	24.8	ms	TPE = 168517 FRC cycles, TA = +125°C, See Note 2
D138a	Tww	Word Write Cycle Time	45.8	—	50.7	μs	Tww = 355 FRC cycles, Ta = +85°C, See Note 2
D138b	Tww	Word Write Cycle Time	44.5	—	52.3	μs	Tww = 355 FRC cycles, Ta = +125°C, See Note 2

TABLE 27-12: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 27-20) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

TABLE 27-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operatin	$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments			
	CEFC	External Filter Capacitor Value	4.7	10		μF	Capacitor must be low series resistance (< 5 ohms)			

27.2 AC Characteristics and Timing Parameters

This section defines dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 AC characteristics and timing parameters.

TABLE 27-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)						
AC CHARACTERISTICS	$\begin{array}{ll} \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \\ \mbox{Operating voltage VDD range as described in Section 27.0 "Electrical Characteristics"}. \end{array}$						

FIGURE 27-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 27-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
DO50	Cosco	OSC2 Pin	_		15	pF	In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O Pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx		_	400	pF	In I ² C™ mode






TABLE 27-16: EXTERNAL CLOCK TIMING REQUIREMENTS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symb	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions			
OS10	Fin	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	40	MHz	EC			
		Oscillator Crystal Frequency	3.5 10		10 40	MHz MHz	XT HS			
OS20	Tosc	Tosc = 1/Fosc	12.5	—	DC	ns				
OS25	Тсү	Instruction Cycle Time ⁽²⁾	25	—	DC	ns				
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	—	0.625 x Tosc	ns	EC			
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	—	20	ns	EC			
OS40	TckR	CLKO Rise Time ⁽³⁾	—	5.2	—	ns				
OS41	TckF	CLKO Fall Time ⁽³⁾	—	5.2	—	ns				

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.

IADLE	ABLE 27-17: PEL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)										
AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Param No. Symbol Characteristic			tic	Min	Typ ⁽¹⁾	Max	Units	Conditions			
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range		0.8	_	8	MHz	ECPLL, XTPLL modes			
OS51	Fsys	On-Chip VCO System Frequency		100	—	200	MHz				
OS52	TLOCK	PLL Start-up Time (Lock Time)		0.9	1.5	3.1	mS				
OS53	DCLK	CLKO Stability (Jitter	-3	0.5	3	%	Measured over 100 ms period				

TABLE 27-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested in manufacturing.

TABLE 27-18: AUXILIARY PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

AC CHARACTERISTICS			stated)	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic		Min	Typ ⁽¹⁾	Max	Units	Conditions		
OS56	Fhpout	0n-Chip 16x PLL CCO Frequency		112	118	120	MHz			
OS57	Fhpin	On-Chip 16x PLL Phase Detector Input Frequency		7.0	7.37	7.5	MHz			
OS58	Tsu	Frequency Generato Time		—	10	μs				

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested in manufacturing.

TABLE 27-19: AC CHARACTERISTICS: INTERNAL RC ACCURACY

AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise state Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended										
Param No.	Characteristic	Min	Тур	Max	Units	nits Conditions				
-	Internal FRC Accuracy @) FRC Fr	equency	= 7.37 N	IHz ^(1,2)					
F20a	FRC	-1	_	+1	%	$-40^\circ C \le T A \le +85^\circ C$	VDD = 3.0-3.6V			
F20b	FRC	-2		+2	%	$-40^\circ C \le T A \le +125^\circ C$	VDD = 3.0-3.6V			

Note 1: Frequency calibrated at +25°C and 3.3V. The TUN<5:0> bits can be used to compensate for temperature drift.

2: FRC is set to initial frequency of 7.37 MHz (±2%) at +25°C.

www.DataSheet4U.com

TABLE 27-20: INTERNAL RC ACCURACY

AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended											
Param No.	Characteristic		Тур	Max	Units	Conditions					
	LPRC @ 32.768 kHz ⁽¹⁾										
F21a	LPRC	-30	_	+30	%	$-40^{\circ}C \le TA \le +85^{\circ}C$					
F21b	LPRC	-35	—	+35	%	$-40^{\circ}C \le TA \le +125^{\circ}C$					

Note 1: Change of LPRC frequency as VDD changes.

FIGURE 27-3: I/O TIMING CHARACTERISTICS





TABLE 27-21: I/O TIMING REQUIREMENTS

AC CHAR	ACTERIST	rics	(unless other	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic		Min	Typ ⁽¹⁾	Мах	Units	Conditions		
DO31	TioR	Port Output Rise Tin	ne	-	10	25	ns	Refer to Figure 27-1 for test conditions		
DO32	TIOF	Port Output Fall Time	e		10	25	ns	Refer to Figure 27-1 for test conditions		
DI35	TINP	INTx Pin High or Low	20	—	_	ns				
DI40	Trbp	CNx High or Low Tin	2	_	_	Тсү				

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.





www.DataSheet4U.com

TABLE 27-22: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS


АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Мах	Units	Conditions			
SY10	TMCL	MCLR Pulse Width (low)	2	—	_	μS	-40°C to +85°C			
SY11	Tpwrt	Power-up Timer Period	_	2 4 16 32 64 128	_	ms	-40°C to +85°C User programmable			
SY12	TPOR	Power-on Reset Delay	3	10	30	μS	-40°C to +85°C			
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μS				
SY20	Twdt1	Watchdog Timer Time-out Period				ms	See Section 24.4 "Watch- dog Timer (WDT) " and LPRC parameter F21a (Table 27-20).			
SY30	Tost	Oscillator Start-up Time		1024 Tosc			Tosc = OSC1 period			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

www.DataSheet4U.com

FIGURE 27-5: TIMER1, 2 AND 3 EXTERNAL CLOCK TIMING CHARACTERISTICS



АС СНА	RACTERIST	ICS		(unles	ard Operating s otherwise st ing temperatur	t ated) e -40°	C ≤ Ta ≤	+85°C f	V or Industrial for Extended
Param No.	Symbol	Characte	eristic		Min	Тур	Мах	Units	Conditions
TA10	ТтхН	TxCK High Time	Synchro no presc	-	0.5 Tcy + 20			ns	Must also meet parameter TA15
			Synchro with pres		10		—	ns	
			Asynchr	onous	10		_	ns	
TA11	ΤτxL	TxCK Low Time	Synchro no presc		0.5 Tcy + 20	_	—	ns	Must also meet parameter TA15
			Synchro with pres		10	_	—	ns	
			Asynchr	onous	10	_		ns	
TA15	ΤτχΡ	TxCK Input Period	Synchro no presc		Tcy + 40	_	—	ns	
			Synchro with pres		Greater of: 20 ns or (Tcy + 40)/N	_	_	_	N = prescale value (1, 8, 64, 256)
			Asynchr	onous	20	_	—	ns	
OS60	Ft1	T1CK Oscillator Inp Range (oscillator er bit, TCS (T1CON<1	nabled by		DC		50	kHz	
TA20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		lock	0.5 TCY		1.5 TCY		

TABLE 27-23: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

Note 1: Timer1 is a Type A.

АС СНА	RACTERIST	TICS		(unles	ard Operating s otherwise s ting temperatu	tated) re -40°	°C ≤ TA ≤ ·	+85°C fo	r Industrial or Extended
Param No.	Symbol	Charact	eristic		Min	Тур	Max	Units	Conditions
TB10	ТтхН	TxCK High Time	Synchro no preso		0.5 Tcy + 20		_	ns	Must also meet parameter TB15
			Synchro with pre		10		_	ns	
TB11	ΤτxL	TxCK Low Time	Synchro no preso		0.5 TCY + 20		_	ns	Must also meet parameter TB15
			Synchro with pre		10	—	_	ns	
TB15	ΤτχΡ	TxCK Input Period	Synchro no preso		TCY + 40	_	—	ns	N = prescale value
			Synchro with pre		Greater of: 20 ns or (Tcy + 40)/N				(1, 8, 64, 256)
TB20	TCKEXTMRL	Delay from Extern Edge to Timer Incr		Clock	0.5 TCY		1.5 Tcy	_	

TABLE 27-24: TIMER2 EXTERNAL CLOCK TIMING REQUIREMENTS

TABLE 27-25: TIMER3 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	RACTERIST	rics	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq T_A \leq +85^\circ C \mbox{ for } I_A \\ & -40^\circ C \leq T_A \leq +125^\circ C \mbox{ for } I_A \\ \end{array}$					or Industrial	
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions
TC10	ТтхН	TxCK High Time	Synchro	nous	0.5 Tcy + 20		—	ns	Must also meet parameter TC15
TC11	ΤτxL	TxCK Low Time	Synchro	nous	0.5 TCY + 20		—	ns	Must also meet parameter TC15
TC15	ΤτχΡ	TxCK Input Period	Synchro no preso	-	Tcy + 40	_	—	ns	N = prescale value
			Synchro with pres		Greater of: 20 ns or (Tcy + 40)/N				(1, 8, 64, 256)
TC20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		lock	0.5 TCY	_	1.5 Тсү	_	

www.DataSheet4U.com

FIGURE 27-6: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




TABLE 27-26: INPUT CAPTURE TIMING REQUIREMENTS

RACTERI	STICS	(unless otherwis Operating temper	ature $-40^{\circ}C \le TA$	∖ ≤ +85°C f	or Industr				
Symbol	Character	ristic ⁽¹⁾ Min Max Units Conditio							
TccL	ICx Input Low Time	No prescaler	0.5 Tcy + 20	_	ns				
		With prescaler	10		ns				
ТссН	ICx Input High Time	No prescaler	0.5 Tcy + 20		ns				
		With prescaler	10		ns				
TccP	ICx Input Period	(Tcy + 40)/N — ns N = prescale value (1, 4, 16)							
t T	Symbol FccL FccH FccP	Symbol Character FccL ICx Input Low Time FccH ICx Input High Time FccP ICx Input Period	Symbol Characteristic ⁽¹⁾ FccL ICx Input Low Time No prescaler With prescaler With prescaler FccH ICx Input High Time No prescaler FccP ICx Input Period With prescaler	Operating temperature $-40^{\circ}C \le 1/2$ $-40^{\circ}C \le T/2$ SymbolCharacteristic ⁽¹⁾ MinTccLICx Input Low TimeNo prescaler $0.5 \text{ Tcy} + 20$ With prescalerTccHICx Input High TimeNo prescaler $0.5 \text{ Tcy} + 20$ With prescalerWith prescaler $0.5 \text{ Tcy} + 20$ With prescaler10	Operating temperature $-40^{\circ}C \le 1A \le +85^{\circ}C$ fr $-40^{\circ}C \le TA \le +125^{\circ}C$ SymbolCharacteristic ⁽¹⁾ MinMaxFccLICx Input Low TimeNo prescaler 0.5 Tcy + 20—With prescaler10——FccHICx Input High TimeNo prescaler 0.5 Tcy + 20—With prescaler10——FccPICx Input Period(Tcy + 40)/N—	SymbolCharacteristic ⁽¹⁾ MinMaxUnitsFccLICx Input Low TimeNo prescaler $0.5 \text{ Tcy} + 20$ —nsWith prescaler10—nsFccHICx Input High TimeNo prescaler $0.5 \text{ Tcy} + 20$ —nsFccHICx Input High TimeNo prescaler $0.5 \text{ Tcy} + 20$ —nsFccPICx Input Period(Tcy + 40)/N—ns			

FIGURE 27-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 27-27: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions						
OC10	TccF	OCx Output Fall Time	_	_		ns	See parameter D032		
OC11	TccR	OCx Output Rise Time	— — — ns See parameter D031						

Note 1: These parameters are characterized but not tested in manufacturing.




TABLE 27-28: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

АС СНА	RACTERIS	rics	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions					
OC15	Tfd	Fault Input to PWM I/O Change	—	_	50	ns		
OC20	TFLT	Fault Input Pulse Width	50	_	—	ns		

Note 1: These parameters are characterized but not tested in manufacturing.

www.DataSheet4U.com

FIGURE 27-9: HIGH-SPEED PWM MODULE FAULT TIMING CHARACTERISTICS




FIGURE 27-10: HIGH-SPEED PWM MODULE TIMING CHARACTERISTICS




TABLE 27-29: HIGH-SPEED PWM MODULE TIMING REQUIREMENTS

АС СНА	RACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extende} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions	
MP10	TFPWM	PWM Output Fall Time	—	2.5	_	ns		
MP11	TRPWM	PWM Output Rise Time	—	2.5	_	ns		
MP20	Tfd	Fault Input ↓ to PWM I/O Change	—	—	15	ns	DTC<10> = 10	
MP30	Тғн	Minimum PWM Fault Pulse Width	8	—	_	ns		
MP31	TPDLY	Tap Delay	1.04	_	_	ns	ACLK = 120 MHz	
MP32	MP32 ACLK PWM Input Clock			—	120	MHz	See Note 2	

Note 1: These parameters are characterized but not tested in manufacturing.

2: This parameter is a maximum allowed input clock for the PWM module.

SCKx (CKP = 0) SP11 SP10 SP21 SP20 SCKx (CKP = 1) SP21 SP35 SP20 $\mathbf{\lambda}$ MSb Bit 14 LSb SDOx -1 SP31 SP30 SDIx MSb In LSb In Bit 14 SP40 SP41 Note: Refer to Figure 27-1 for load conditions.

FIGURE 27-11: SPIX MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 27-30: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

АС СНА	RACTERIST	rics	Standard (unless o Operating	therwise	stated) ure -40)°C ≤ Ta	0V to 3.6V ≤ +85°C for Industrial ≤ +125°C for Extended	
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Condition					
SP10	TscL	SCKx Output Low Time	Tcy/2	_	_	ns	See Note 3	
SP11	TscH	SCKx Output High Time	Tcy/2			ns	See Note 3	
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter D032 and Note 4	
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter D031 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time		—	_	ns	See parameter D032 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter D031 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		6	20	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.

www.DataSheet4U.com




FIGURE 27-12: SPIX MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS

TABLE 27-31: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

АС СНА	RACTERIST	ICS	Standard (unless of Operating	otherwise	stated) ture -40	°C ≤ Ta ≤	V to 3.6V +85°C for Industrial +125°C for Extended		
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Conditio						
SP10	TscL	SCKx Output Low Time	Tcy/2	_		ns	See Note 3		
SP11	TscH	SCKx Output High Time	Tcy/2	_	_	ns	See Note 3		
SP20	TscF	SCKx Output Fall Time	—		-	ns	See parameter D032 and Note 4		
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See parameter D031 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See parameter D032 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	_	—	_	ns	See parameter D031 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns			
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—	—	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.

www.DataSheet4U.com




FIGURE 27-13: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 27-32: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

АС СНА	ARACTERIS	TICS	Standard Op (unless othe Operating te	erwise s	stated) ire -40	°C ≤ TA :	0V to 3.6V ≤ +85°C for Industrial ≤ +125°C for Extended	
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Condition					
SP70	TscL	SCKx Input Low Time	30		_	ns		
SP71	TscH	SCKx Input High Time	30			ns		
SP72	TscF	SCKx Input Fall Time	—	10	25	ns	See Note 3	
SP73	TscR	SCKx Input Rise Time	—	10	25	ns	See Note 3	
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter D032 and Note 3	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter D031 and Note 3	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	_	30	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	—	_	ns		
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	_	ns		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	_	50	ns	See Note 3	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY +40	—		ns		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: Assumes 50 pF load on all SPIx pins.

SP60 SSx \$ SP52 SP50 SCKx (CKP = 0) SP71 SP70 SP73 SP72 SCKx (CKP = 1) SP35 SP73 SP72 MSb LSb Bit 14 SDOx -1 SP30,SP31 SP51 SDIx MSb In Bit 14 LSb In SP41 SP40 Note: Refer to Figure 27-1 for load conditions.

FIGURE 27-14: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS

www.DataSheet4U.com

www.DataSheet4U.com

АС СНА	RACTERIST	ICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions	
SP70	TscL	SCKx Input Low Time	30		_	ns		
SP71	TscH	SCKx Input High Time	30	_		ns		
SP72	TscF	SCKx Input Fall Time	—	10	25	ns	See Note 3	
SP73	TscR	SCKx Input Rise Time	—	10	25	ns	See Note 3	
SP30	TdoF	SDOx Data Output Fall Time	_		_	ns	See parameter D032 and Note 3	
SP31	TdoR	SDOx Data Output Rise Time	_		_	ns	See parameter D031 and Note 3	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—		30	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20			ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_		ns		
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↓ or SCKx ↑ Input	120	_	_	ns		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	_	50	ns	See Note 4	
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 TCY + 40	_	_	ns		
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns		

TABLE 27-33: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.





FIGURE 27-16: I2Cx BUS DATA TIMING CHARACTERISTICS (MASTER MODE)



АС СНА	RACTER	ISTICS		Standard Operatin (unless otherwise Operating tempera	e stated) ature -40)°C ≤ Ta ≤	IV to 3.6V +85°C for Industrial +125°C for Extended
Param No.	Symbol	Characteristic		Min ⁽¹⁾	Max	Units	Conditions
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	
			400 kHz mode	Tcy/2 (BRG + 1)		μS	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μs	
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	
			400 kHz mode	Tcy/2 (BRG + 1)		μs	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode ⁽²⁾		100	ns	
IM21	TR:SCL	SDAx and SCLx	100 kHz mode		1000	ns	CB is specified to be
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode ⁽²⁾		300	ns	
IM25	TSU:DAT	Data Input	100 kHz mode	250		ns	
		Setup Time	400 kHz mode	100		ns	
			1 MHz mode ⁽²⁾	40	_	ns	
IM26	THD:DAT	Data Input	100 kHz mode	0		μs	
		Hold Time	400 kHz mode	0	0.9	μS	
			1 MHz mode ⁽²⁾	0.2	_	μs	
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	Only relevant for
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs	Repeated Start
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μS	condition
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	After this period the
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μS	first clock pulse is
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μS	generated
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)		μS	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μs	
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	ns	
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)		ns	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		ns	
IM40	TAA:SCL	Output Valid	100 kHz mode	—	3500	ns	
		From Clock	400 kHz mode	_	1000	ns	
			1 MHz mode ⁽²⁾	—	400	ns	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be
			400 kHz mode	1.3	—	μs	free before a new
			1 MHz mode ⁽²⁾	0.5	—	μs	transmission can start
IM50	Св	Bus Capacitive L	oading	—	400	pF	
IM51	TPGD	Pulse Gobbler De	elay	65	390	ns	See Note 3

TABLE 27-34: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)


Note 1: BRG is the value of the I²C[™] Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit (I²C[™])" (DS70195) in the "dsPIC33F/PIC24F Family Reference Manual".

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

3: Typical value for this parameter is 130 ns.

FIGURE 27-17: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)





www.DataSheet4U.com

14/1	AAA	Dat	aShi	eet4U	com
V V	~~~~~		SOID	90170	~~~III

АС СНА	RACTERI	STICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param.	Symbol	Charac	teristic	Min	Мах	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7		μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	—	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5		μS		
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	_	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5	—	μS		
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	—	100	ns		
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	—	300	ns		
IS25	TSU:DAT	Data Input	100 kHz mode	250		ns		
		Setup Time	400 kHz mode	100		ns		
			1 MHz mode ⁽¹⁾	100		ns		
IS26	THD:DAT	Data Input	100 kHz mode	0		μS		
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode ⁽¹⁾	0	0.3	μS		
IS30	TSU:STA	Start Condition	100 kHz mode	4.7		μS	Only relevant for Repeated	
		Setup Time	400 kHz mode	0.6		μS	Start condition	
			1 MHz mode ⁽¹⁾	0.25	—	μS		
IS31	THD:STA	Start Condition	100 kHz mode	4.0	—	μs	After this period, the first	
		Hold Time	400 kHz mode	0.6	—	μs	clock pulse is generated	
			1 MHz mode ⁽¹⁾	0.25	—	μs		
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7		μs		
		Setup Time	400 kHz mode	0.6		μs		
			1 MHz mode ⁽¹⁾	0.6		μs		
IS34	THD:STO	Stop Condition	100 kHz mode	4000		ns		
		Hold Time	400 kHz mode	600		ns		
			1 MHz mode ⁽¹⁾	250		ns		
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns		
		From Clock	400 kHz mode	0	1000	ns		
			1 MHz mode ⁽¹⁾	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μs	Time the bus must be free	
			400 kHz mode	1.3		μS	before a new transmission	
			1 MHz mode ⁽¹⁾	0.5	_	μs	can start	
IS50	Св	Bus Capacitive Lo	ading		400	pF		

TABLE 27-35: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

АС СНА		STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V and 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions		
		-	Device S	upply			·		
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 3.0		Lesser of VDD + 0.3 or 3.6	V			
AD02	AVss	Module Vss Supply	Vss – 0.3		Vss + 0.3	V			
			Analog I	nput					
AD10	VINH-VINL	Full-Scale Input Span	Vss		Vdd	V			
AD11	VIN	Absolute Input Voltage	AVss		AVDD	V			
AD12	IAD	Operating Current	—	8	—	mA			
AD13		Leakage Current	_	±0.6	_	μA	VINL = AVSS = 0V, AVDD = 3.3V Source Impedance = 100Ω		
AD17	Rin	Recommended Impedance Of Analog Voltage Source	—		100	Ω			
	0	1	DC Accu	racy		1	1		
AD20	Nr	Resolution	1	0 data bi	its	bits			
AD21A	INL	Integral Nonlinearity	> -2	±0.5	< 2	LSb	VINL = AVSS = 0V, AVDD = 3.3V		
AD22A	DNL	Differential Nonlinearity	> -1	±0.5	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.3V		
AD23A	Gerr	Gain Error	> -5	±2.0	< 5	LSb	VINL = AVSS = 0V, AVDD = 3.3V		
AD24A	Eoff	Offset Error	> -3	±0.75	< 3	LSb	VINL = AVSS = VSS = 0V, AVDD = VDD = 3.3V		
AD25	_	Monotonicity ⁽¹⁾	_	_	_	—	Guaranteed		
	•	D	ynamic Per	formanc	e	•			
AD30	THD	Total Harmonic Distortion	_	-73	—	dB			
AD31	SINAD	Signal to Noise and Distortion	—	58	_	dB			
AD32	SFDR	Spurious Free Dynamic Range	—	-73	—	dB			
AD33	Fnyq	Input Signal Bandwidth	—	_	1	MHz			
AD34	ENOB	Effective Number of Bits	—	9.4	—	bits			

TABLE 27-36: 10-BIT HIGH-SPEED A/D MODULE SPECIFICATIONS

Note 1: The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.

							WWW.Dataonooi+o.			
TABLE	27-37:	10-BIT HIGH-SPEED A/D MOD	JLE TIM	ING REC	QUIREM	ENTS				
АС СН/	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions			
		Cloc	k Parame	ters						
AD50b	TAD	ADC Clock Period	35.8		_	ns				
		Con	version F	Rate						
AD55b	tCONV	Conversion Time	—	14 Tad		—				
AD56b	FCNV	Throughput Rate								
		Devices with Single SAR	—	—	2.0	Msps				
		Devices with Dual SARs	—	—	4.0	Msps				
		Timir	g Param	eters						
AD63b	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽¹⁾	1.0	—	10	μS				

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 27-19: A/D CONVERSION TIMING PER INPUT




TABLE 27-38: COMPARATOR MODULE SPECIFICATIONS

AC and DC CHARACTERISTICS				Standard Operating Conditions (unless otherwise stated) Operating temperature: $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param. No.	Symbol	Characteristic	Min Typ Max Units Comments							
CM10	VIOFF	Input Offset Voltage		±5	±15	mV				
CM11	VICM	Input Common Mode Voltage Range ⁽¹⁾	0	—	AVDD - 1.5	V				
CM12	Vgain	Open Loop Gain ⁽¹⁾	90		_	db				
CM13	CMRR	Common Mode Rejection Ratio ⁽¹⁾	70	—	—	db				
CM14	TRESP	Large Signal Response		20	30	ns	V+ input step of 100 mv while V- input held at AVDD/2. Delay measured from analog input pin to PWM output pin.			

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

TABLE 27-39: DAC MODULE SPECIFICATIONS


AC and	AC and DC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature: } -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param. No.	Symbol	Characteristic	Min	Min Typ Max		Units	Comments		
DA01	CVRSRC	External Reference Voltage ⁽¹⁾	0		AVDD - 1.6	V			
DA02	CVRES	Resolution		10 data	bits	bits			
DA03	INL	Integral Nonlinearity Error	—	±1.0	—		AVDD = 3.3V, DACREF = (AVDD/2)V		
DA04	DNL	Differential Nonlinearity Error	_	±0.8	_	LSB			
DA05	EOFF	Offset Error	_	±2.0	—	LSB			
DA06	EG	Gain Error	—	±2.0	—	LSB			
DA07	TSET	Settling Time ⁽¹⁾			650	nsec	Measured when range = 1 (high range), and CMREF<9:0> transi- tions from 0x1FF to 0x300.		

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature: $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param. No.	Symbol	Characteristic	Min	Min Typ Max		Units	Comments		
DA10	RLOAD	Resistive Output Load Impedance	ЗК	_	_	Ω			
DA11	CLOAD	Output Load Capacitance	—	20	35	pF			
DA12	Ιουτ	Output Current Drive Strength	200	300	400	μA	Sink and source		
DA13	VRANGE	Full Output Drive Strength Voltage Range	Avss + 250 mV	_	AVDD – 900 mV	V			
DA14	VLRANGE	Output Drive Voltage Range at Reduced Current Drive of 50 μA	AVss + 50 mV	—	AVDD – 500 mV	V			
DA15	IDD	Current Consumed when Module is Enabled, High-Power Mode	—	_	1.3 x lout	μA	Module will always consume this current even if no load is connected to the output		
DA16	ROUTON	Output Impedance when Module is Enabled	—		10	Ω	Closed loop output resistance		

TABLE 27-40: DAC OUTPUT BUFFER SPECIFICATIONS

FIGURE 27-20: QEA/QEB INPUT CHARACTERISTICS



AC CHARACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾		Тур ⁽²⁾	Мах	Units	Conditions
TQ30	TQUL	Quadrature Input Low Time		6 Tcy	_	ns	
TQ31	ΤουΗ	Quadrature Input High Time		6 Tcy	_	ns	—
TQ35	TQUIN	Quadrature Input Period		12 TCY	_	ns	—
TQ36	ΤουΡ	Quadrature Phase Period		3 Tcy		ns	—
TQ40	TQUFL	Filter Time to Recognize Low, with Digital Filter		3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)
TQ41	TqufH	Filter Time to Recognize High, with Digital Filter		3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)


TABLE 27-41: QUADRATURE DECODER TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: N = Index Channel Digital Filter Clock Divide Select bits. Refer to **Section 15. "Quadrature Encoder** Interface (QEI)" in the "dsPIC33F/PIC24H Family Reference Manual".

FIGURE 27-21: QEI MODULE INDEX PULSE TIMING CHARACTERISTICS



AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	;(1)	Min	Max	Units	Conditions	
TQ50	TqIL	Filter Time to Recognize with Digital Filter	Low,	3 * N * Tcy		ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)	
TQ51	TqiH	Filter Time to Recognize with Digital Filter	High,	3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)	
TQ55	Tqidxr	Index Pulse Recognized Counter Reset (ungated	3 TCY		ns	_		

TABLE 27-42: QEI INDEX PULSE TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Alignment of index pulses to QEA and QEB is shown for position counter Reset timing only. Shown for forward direction only (QEA leads QEB). Same timing applies for reverse direction (QEA lags QEB) but index pulse recognition occurs on falling edge.

FIGURE 27-22: TIMERQ (QEI MODULE) EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 27-43: QEI MODULE EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			(unles	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾		Min	Тур	Max	Units	Conditions	
TQ10	TtQH		Synchronous, with prescaler		Тсү + 20			ns	Must also meet parameter TQ15
TQ11	TtQL		Synchro with pre	,	Тсү + 20			ns	Must also meet parameter TQ15
TQ15	TtQP		Synchronous, with prescaler		2 * Tcy + 40			ns	
TQ20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment			0.5 TCY		1.5 TCY		_

Note 1: These parameters are characterized but not tested in manufacturing.




TABLE 27-44: ECAN™ MODULE I/O TIMING REQUIREMENTS

		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Мах	Units	Conditions
CA10	TioF	Port Output Fall Time	_	_	_	ns	See parameter D032
CA11	TioR	Port Output Rise Time	—	_	_	ns	See parameter D031
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	120	_	_	ns	_


Note 1: These parameters are characterized but not tested in manufacturing.

28.0 PACKAGING INFORMATION


64-Lead QFN (9x9x0.9mm)



64-Lead TQFP (10x10x1mm)



80-Lead TQFP (12x12x1mm)





www.DataSheet4U.com


Example



Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:		<i>A</i> icrochip part number cannot be marked on one line, it is carried over to the next imiting the number of available characters for customer-specific information.




Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.			
Note:	If the full Microchip part number cannot be marked on one line, it is carried over to the next line, thus limiting the number of available characters for customer-specific information.				

28.1 Package Details

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-149B Sheet 1 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	n Limits	MIN	NOM	MAX	
Number of Pins	N	64			
Pitch	е		0.50 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E	9.00 BSC			
Exposed Pad Width	E2	7.05	7.15	7.50	
Overall Length	D	9.00 BSC			
Exposed Pad Length	D2	7.05	7.15	7.50	
Contact Width	b	0.18	0.25	0.30	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149B Sheet 2 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Optional Center Pad Width	W2			7.35
Optional Center Pad Length	T2			7.35
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			0.85
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

www.DataSheet4U.com

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085A

80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Number of Leads	N	80		
Lead Pitch	е	0.50 BSC		
Overall Height	A	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	φ	0°	3.5°	7°
Overall Width	E	14.00 BSC		
Overall Length	D	14.00 BSC		
Molded Package Width	E1	12.00 BSC		
Molded Package Length	D1	12.00 BSC		
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-092B

www.DataSheet4U.com

80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIM	ETERS	
Dimensior	n Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X80)	X1			0.30
Contact Pad Length (X80)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092A

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

www.DataSheet4U.com

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIM	ETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100A

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIM	ETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110A

NOTES:

www.DataSheet4U.com

APPENDIX A: MIGRATING FROM dsPIC33FJ06GS101/X02 AND dsPIC33FJ16GSX02/X04 TO dsPIC33FJ32GS406/606/608/610 AND dsPIC33FJ64GS406/606/608/610 DEVICES

This appendix provides an overview of considerations for migrating from the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 family of devices to the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 family of devices. The code developed for the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices can be ported dsPIC33FJ32GS406/606/608/610 to the and dsPIC33FJ64GS406/606/608/610 devices after making the appropriate changes outlined below.

A.1 Device Pins and Peripheral Pin Select (PPS)

On dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices, some peripherals such as the Timer, Input Capture, Output Compare, UART, SPI, External Interrupts, Analog Comparator Output, as well as the PWM4 pin pair, were mapped to physical pins via Peripheral Pin Select (PPS) functionality. On dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices, these peripherals are hard-coded to dedicated pins. Because of this, as well as pinout differences between the two devices families, software must be updated to utilize peripherals on the desired pin locations.

A.2 High-Speed PWM

A.2.1 FAULT AND CURRENT-LIMIT CONTROL SIGNAL SOURCE SELECTION

Fault and Current-Limit Control Signal Source selection has changed between the two families of devices. On dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices, Fault1 through Fault8 were assigned to Fault and Current-Limit Controls with the following values:

- 00000 = Fault 1
- 00001 = Fault 2
- 00010 = Fault 3
- 00011 = Fault 4
- 00100 = Fault 5
- 00101 = Fault 6
- 00110 = Fault 7
- 00111 = Fault 8

On dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices, Fault1 through Fault8 were assigned to Fault and Current-Limit Controls with the following values:

- 01000 = Fault 1
- 01001 = Fault 2
- 01010 = Fault 3
- 01011 = Fault 4
- 01100 = Fault 5
- 01101 = Fault 6
- 01110 = Fault 7
- 01111 = Fault 8

A.2.2 ANALOG COMPARATORS CONNECTION

Connection of analog comparators to the PWM Fault and Current-Limit Control Signal Sources on dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices is performed by assigning a comparator to one of the Fault sources via the virtual PPS pins, and then selecting the desired Fault as the source for Fault and Current-Limit Control. On dsPIC33FJ32GS406/ 606/608/610 and dsPIC33FJ64GS406/606/608/610 devices, analog comparators have a direct connection to Fault and Current-Limit Control, and can be selected with the following values for the CLSRC or FLTSRC bits:

- 00000 = Analog Comparator 1
- 00001 = Analog Comparator 2
- 00010 = Analog Comparator 3
- 00011 = Analog Comparator 4

A.2.3 LEADING-EDGE BLANKING (LEB)

The Leading-Edge Blanking Delay (LEB) bits have been moved from the LEBCOx register on dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices to the LEBDLYx register on dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices.

APPENDIX B: REVISION HISTORY

Revision A (March 2009)

This is the initial release of this document.

Revision B (November 2009)

The revision includes the following global update:

 Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in Table B-1.

Section Name	Update Description
"High-Performance, 16-Bit Digital Signal Controllers"	Added "DMA Channels" column and updated the RAM size to 9K for the dsPIC33FJ64GS406 devices in the controller families table (see Table 1).
	 Updated the pin diagrams as follows: 64-pin TQFP and QFN Removed FLT8 from pin 51 Added FLT8 to pin 60 Added FLT17 to pin 31 Added FLT18 to pin32 80-pin TQFP Removed FLT8 from pin 63 Added FLT8 to pin 76 Added FLT9 to pin 53 Added FLT20 to pin 52 100-pin TQFP Removed FLT8 from pin 78
	 Added FLT8 to pin 93 Added SYNCO1 to pin 95
Section 4.0 "Memory Organization"	Added Data Memory Map for Devices with 8 KB RAM (see Figure 4-4).
	Removed SFRs IPC25 and IPC26 from the Interrupt Controller Register Map for dsPIC33FJ32GS406 and dsPIC33FJ64GS406 devices (see Table 4-7).
	The following bits in the Interrupt Controller Register Map for dsPIC33FJ32GS406 and dsPIC33FJ64GS406 devices were changed to unimplemented (see Table 4-7):
	 Bit 2 of IFS1 Bits 9-7 of IFS6 Bit 2 of IEC1 Bits 9-7 of IEC6 Bits 10-8 of IPC4
	Removed OSCTUN2 and LFSR, updated OSCCON and OSCTUN, renamed bit 13 of the REFOCON SFR in the System Control Register Map from ROSIDL to ROSSLP and changed the All Resets value from '0000' to '2300' for the ACLKCON SFR (see Table 4-56).
	Updated bit 1 of the PMD Register Map for dsPIC33FJ64GS608 devices from unimplemented to C1MD (see Table 4-60).

TABLE B-1: MAJOR SECTION UPDATES

www.DataSheet4U.com

Section Name	Update Description
Section 9.0 "Oscillator Configuration"	Removed Section 9.2 "FRC Tuning".
	Removed the PRCDEN, TSEQEN, and LPOSCEN bits from the Oscillator Control Register (see Register 9-1).
	Updated the Oscillator Tuning Register (see Register 9-4).
	Removed the Oscillator Tuning Register 2 and the Linear Feedback Shift Register.
	Updated the default reset values from R/W-0 to R/W-1 for the SELACLK and APSTSCLR<2:0> bits in the ACLKCON register (see Register 9-5).
	Renamed the ROSIDL bit to ROSSLP in the REFOCON register (see Register 9-6).
Section 10.0 "Power-Saving Features"	Updated the last paragraph of Section 10.2.2 "Idle Mode " to clarify when instruction execution begins.
	Added Note 1 to the PMD1 register (see Register 10-1).
Section 11.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of Section 11.2 " Open-Drain Configuration ".
Section 16.0 "High-Speed PWM"	Updated the High-Speed PWM Module Register Interconnect Diagram (see Figure 16-2).
	Updated the SYNCSRC<2:0> = 111, 101, and 100 definitions to Reserved in the PTCON and STCON registers (see Register 16-1 and Register 16-5).
	Updated the PWM time base maximum value from 0xFFFB to 0xFFF8 in the PTPER register (Register 16-3).
	Updated the smallest pulse width value from 0x0008 to 0x0009 in Note 1 of the shaded note that follows the MDC register (see Register 16-10).
	Updated the smallest pulse width value from 0x0008 to 0x0009 in Note 2 of the shaded note that follows the PDCx and SDCx registers (see Register 16-12 and Register 16-13).
	Added Note 2 and updated the FLTDAT<1:0> and CLDAT<1:0> bits, changing the word 'data' to 'state' in the IOCONx register (see Register 16-19).
Section 20.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 22.0 "High-Speed 10-bit Analog-to-Digital Converter (ADC)"	Updated the TRGSRCx<4:0> = 01101 definition from Reserved to PWM secondary special event trigger selected, and updated Note 1 in the ADCP0-ADCP6 registers (see Register 22-6 through Register 22-12).
Section 24.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in Section 24.1 "Configuration Bits" .
	Updated the Device Configuration Register Map (see Table 24-1).

TABLE B-1: MAJOR SECTION UPDATES (CONTINUED)

www.DataSheet4U.com

Section Name	Update Description
Section 27.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings for high temperature and added Note 4.
	Updated all Operating Current (IDD) Typical and Max values in Table 27-5.
	Updated all Idle Current (IIDLE) Typical and Max values in Table 27-6.
	Updated all Power-Down Current (IPD) Typical and Max values in Table 27-7.
	Updated all Doze Current (IDOZE) Typical and Max values in Table 27-8.
	Updated the Typ and Max values for parameter D150 and removed parameters DI26, DI28, and DI29 from the I/O Pin Input Specifications (see Table 27-9).
	Updated the Typ and Max values for parameter DO10 and DO27 and the Min and Typ values for parameter DO20 in the I/O Pin Output Specifications (see Table 27-10).
	Added parameter numbers to the Auxiliary PLL Clock Timing Specifications (see Table 27-18).
	Added parameters numbers and updated the Internal RC Accuracy Min, Typ, and Max values (see Table 27-19 and Table 27-20).
	Added parameter numbers, Note 2, updated the Min and Typ parameter values for MP31 and MP32, and removed the conditions for MP10 and MP11 in the High-Speed PWM Module Timing Requirements (see Table 27-29).
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 27-14).
	Added parameter IM51 to the I2Cx Bus Data Timing Requirements (Master Mode) (see Table 27-34).
	Updated the Max value for parameter AD33 in the 10-bit High-Speed A/D Module Specifications (see Table 27-36).
	Updated the titles and added parameter numbers to the Comparator and DAC Module Specifications (see Table 27-38 and Table 27-39) and the DAC Output Buffer Specifications (see Table 27-40).

TABLE B-1: MAJOR SECTION UPDATES (CONTINUED)

INDEX

Α

AC Characteristics	363
Internal RC Accuracy	
Load Conditions	
Alternate Vector Table (AIVT)	123
Arithmetic Logic Unit (ALU)	41
Assembler	
MPASM Assembler	

В

Barrel Shifter	
Bit-Reversed Addressing	. 103
Example	
Implementation	. 103
Sequence Table (16-Entry)	. 104
Block Diagrams	
16-bit Timer1 Module	.211
Comparator	
Connections for On-Chip Voltage Regulator	. 336
Device Clock	
DSP Engine	42
dsPIC33FJ32GS406/606/608/610 and	
dsPIC33FJ64GS406/606/608/610	20
dsPIC33FJ32GS406/606/608/610 and	
dsPIC33FJ64GS406/606/608/610 CPU Core	36
ECAN Module	280
I ² C	266
Input Capture	
Oscillator System	
Output Compare	
PLL	
Quadrature Encoder Interface	
Reset System	
Shared Port Structure	
Simplified Conceptual High-Speed PWM	
SPI	
- Timer2/3 (32-bit)	
Type B Timer	
Type C Timer	
UART	
Watchdog Timer (WDT)	
Brown-out Reset (BOR)	
	500

С

C Compilers	
Hi-Tech C	350
MPLAB C	
Clock Switching	198
Enabling	198
Sequence	198
Code Examples	
Erasing a Program Memory Page	113
Initiating a Programming Sequence	114
Loading Write Buffers	
Port Write/Read	
PWRSAV Instruction Syntax	199
Code Protection	333, 339
CodeGuard Security	
Configuration Bits	333
Configuration Register Map	333
Configuring Analog Port Pins	
CPU	
Control Registers	

CPU Clocking System 189	
PLL Configuration 190	
Selection189)
Sources 189	
Customer Change Notification Service 413	
Customer Notification Service 413	3
Customer Support 413	3
D	
DAC)
Output Range	
Data Accumulators and Adder/Subtracter	
Data Space Write Saturation	
Overflow and Saturation	
Round Logic	
Write Back	
Data Address Space	
Alignment	,
Devices with 4 KB RAM)
Memory Map for dsPIC33FJ64GS406/606/608/610	
Devices with 8 KB RAM	
Memory Map for dsPIC33FJ64GS406/606/608/610	
Devices with 9 KB RAM	
Near Data Space	
Software Stack	
Width	
DC Characteristics	
Doze Current (IDOZE)	
I/O Pin Input Specifications	
I/O Pin Output Specifications	
Idle Current (IIDLE)	
Operating Current (IDD)	
Power-Down Current (IPD)	
Program Memory 361	
Temperature and Voltage Specifications	;
Demonstration/Development Boards,	
Evaluation Kits, and Starter Kits 352	
Development Support	
DMAC Registers 178	3
DMAxCNT 178	3
DMAxCON 178	3
DMAxPAD 178	3
DMAxREQ 178	3
DMAxSTA 178	3
DMAxSTB 178	3
Doze Mode 200)
DSP Engine 41	
Multiplier 43	3

www.DataSheet4U.com

Е

ECAN Module	
CiBUFPNT1 register	291
CiBUFPNT2 register	292
CiBUFPNT3 register	292
CiBUFPNT4 register	293
CiCFG1 register	289
CiCFG2 register	290
CiCTRL1 register	282
CiCTRL2 register	283
CiEC register	289
CiFCTRL register	285
CiFEN1 register	291
CiFIFO register	286

CiFMSKSEL1 register	295
CiFMSKSEL2 register	296
CIINTE register	288
CiINTF register	287
CiRXFnEID register	295
CiRXFnSID register	294
CiRXFUL1 register	298
CiRXFUL2 register	298
CiRXMnEID register	297
CiRXMnSID register	297
CiRXOVF1 register	299
CiRXOVF2 register	299
CiTRmnCON register	300
CiVEC register	284
Frame Types	
Modes of Operation	281
Overview	279
ECAN Registers	
Acceptance Filter Enable Register (CiFEN1)	291
Acceptance Filter Extended Identifier	
Register n (CiRXFnEID)	295
Acceptance Filter Mask Extended Identifier	
Register n (CiRXMnEID)	297
Acceptance Filter Mask Standard Identifier	
Register n (CiRXMnSID)	297
Acceptance Filter Standard Identifier	
Register n (CiRXFnSID)	294
Baud Rate Configuration Register 1 (CiCFG1)	
Baud Rate Configuration Register 2 (CiCFG2)	
Control Register 1 (CiCTRL1)	
Control Register 2 (CiCTRL2)	
FIFO Control Register (CiFCTRL)	
FIFO Status Register (CiFIFO)	
Filter 0-3 Buffer Pointer Register (CiBUFPNT1)	
Filter 12-15 Buffer Pointer Register	
(CiBUFPNT4)	293
Filter 15-8 Mask Selection Register	
(CiFMSKSEL2)	296
Filter 4-7 Buffer Pointer Register (CiBUFPNT2)	
Filter 7-0 Mask Selection Register	
(CiFMSKSEL1)	295
Filter 8-11 Buffer Pointer Register	
(CiBUFPNT3)	292
Interrupt Code Register (CiVEC)	284
Interrupt Enable Register (CiINTE)	
Interrupt Flag Register (CilNTF)	
Receive Buffer Full Register 1 (CiRXFUL1)	
Receive Buffer Full Register 2 (CiRXFUL2)	
Receive Buffer Overflow Register 2 (CiRXOVF2)	
Receive Overflow Register (CiRXOVF1)	
ECAN Transmit/Receive Error Count Register (CiEC)	
ECAN TX/RX Buffer m Control Register	
(CiTRmnCON)	300
Electrical Characteristics	
AC Characteristics and Timing Parameters	362
BOR	
Enhanced CAN Module	
Equations	
Device Operating Frequency	189
Fosc Calculation	
XT with PLL Mode Example	
Errata	

F www.DataSheet4U.	com
-	
Fail-Safe Clock Monitor (FSCM) 198	
Flash Program Memory 109	
Control Registers 110	
Operations 110	
Programming Algorithm 113	
RTSP Operation 110	
Table Instructions 109	
Flexible Configuration	
н	
High-Speed Analog Comparator	
High-Speed PWM	
1	
I/O Ports	
Parallel I/O (PIO)	
Write/Read Timing	
l ² C	
Operating Modes	
Registers	
In-Circuit Debugger	
In-Circuit Emulation	
In-Circuit Serial Programming (ICSP)	
Input Capture	
Registers	
Input Change Notification	
Instruction Addressing Modes	
File Register Instructions	
Fundamental Modes Supported 101	
MAC Instructions 101	
MCU Instructions	
Move and Accumulator Instructions	
Other Instructions	
Instruction Set	
Overview	
Summary	
Instruction-Based Power-Saving Modes	
Idle	
Sleep	
Interfacing Program and Data Memory Spaces	
Internal RC Oscillator	
Use with WDT	
Internet Address	
Interrupt Control and Status Registers 127	
IECx	
IFSx	
INTCON1 127	
INTCON2	
INTTREG 127	
IPCx	
Interrupt Setup Procedures 176	
Initialization 176	
Interrupt Disable 176	
Interrupt Service Routine 176	
Trap Service Routine	
Interrupt Vector Table (IVT) 123	
Interrupts Coincident with Power Save Instructions 200	
J	
JTAG Boundary Scan Interface	
L	
Leading-Edge Blanking (LEB) 225	

Μ

Memory Organization
Microchip Internet Web Site
Migrating from dsPIC33FJ06GS101/X02
and dsPIC33FJ16GSX02/X04 to
dsPIC33FJ32GS406/606/608/610 and
dsPIC33FJ64GS406/606/608/610 Devices
Migration
Analog Comparators Connection
Device Pins and Peripheral Pin Select (PPS)
Fault and Current-Limit Control Signal
Source Selection
Leading-Edge Blanking (LEB)
Modes of Operation
Disable
Initialization
Listen All Messages
Listen Only281
Loopback
Normal Operation
Modulo Addressing 102
Applicability
Operation Example
Start and End Address
W Address Register Selection 102
MPLAB ASM30 Assembler, Linker, Librarian
MPLAB ICD 3 In-Circuit Debugger System
MPLAB Integrated Development
Environment Software
MPLAB PM3 Device Programmer
MPLAB REAL ICE In-Circuit Emulator System
MPLINK Object Linker/MPLIB Object Librarian

0

Open-Drain Configuration	210
Oscillator Configuration	
Oscillator Tuning Register (OSCTUN)	195
Output Compare	

Ρ

Packaging		
100-Lead TQFP		398
100-Lead TQFP Land Pattern		399
64-Lead QFN	391, 392,	395
64-Lead QFN Land Pattern		395
64-Lead TQFP		394
64-Lead TQFP Land Pattern		395
80-Lead TQFP		396
80-Lead TQFP Land Pattern		397
Marking		389
Peripheral Module Disable (PMD)		201
PICkit 2 Development Programmer/Debugger		
and PICkit 2 Debug Express		352
PICkit 3 In-Circuit Debugger/Programmer and		
PICkit 3 Debug Express		351
Pinout I/O Descriptions (table)		. 21
Power-on Reset (POR)		119
Power-Saving Features		
Clock Frequency and Switching		199
Program Address Space		
Construction		
Data Access from Program Memory		
Using Program Space Visibility		108
Data Access from Program Memory Using	3	
Table Instructions	-	107
Data Access from, Address Generation		106

Table Re	Map ad Instructions	
TBL	RDH	107
TBL	RDL	107
	Operation	108
Program Mem		
	Vector	
•	tion	
Reset Ve	ctor	48
Q		
	vender Interface (OEI)	255
	ncoder Interface (QEI)	200
R		
Reader Respo	nse	414
Register Maps		
• •	omparator	92
	Notification (dsPIC33FJ32GS608/610	
	dsPIC33FJ64GS608/601 Devices)	56
	Votification	
	PIC33FJ64GS406/606 Devices)	56
	e	
DMA		88
	C1CTRL1.WIN = 0 or 1)	
	C1CTRL1.WIN = 0)	
	C1CTRL1.WIN = 1)	
High-Spe	ed 10-bit ADC Module	
	PIC33FJ32GS608 and	
dsP	IC33FJ64GS608 Devices)	86
High-Spe	ed 10-bit ADC Module	
(dsF	PIC33FJ32GS610 and	
dsP	IC33FJ64GS610 Devices)	84
High-Spe	ed 10-bit ADC Module	
(for	dsPIC33FJ32GS406/606 and	
dsP	IC33FJ64GS406/606 Devices)	87
	ed PWM	
	ed PWM Generator 1	
	ed PWM Generator 2	
	ed PWM Generator 3	
	ed PWM Generator 4	
	ed PWM Generator 5	
	ed PWM Generator 6	78
	ed PWM Generator 7 (All devices	
	ept dsPIC33FJ32GS406 and	-
	IC33FJ64GS406)	79
	ed PWM Generator 8 (All devices	
	ept dsPIC33FJ32GS406 and	00
	IC33FJ64GS406)	80
	ed PWM Generator 9	
	PIC33FJ32GS610 and IC33FJ64GS610 Devices)	04
	C33FJ64GS610 Devices)	
	oture	
	Controller (dsPIC33FJ32GS406	
	C33FJ64GS406 Devices)	63
	Controller (dsPIC33FJ32GS606 Devices	
Interrupt	Controller (dsPIC33FJ32GS608 Devices	s) 67
	Controller (dsPIC33FJ32GS610 Devices	
	Controller (dsPIC33FJ64GS606 Devices	
	Controller (dsPIC33FJ64GS608 Devices	
	Controller (dsPIC33FJ64GS610 Devices	
	ompare	
	PC33FJ64GS606 Devices)	

www.DataSheet4U.com

PMD (dsPIC33FJ32GS406 and	
dsPIC33FJ64GS406 Devices)	
PMD (dsPIC33FJ32GS606 Devices)	
PMD (dsPIC33FJ32GS608 Devices)	
PMD (dsPIC33FJ32GS610 Devices)	
PMD (dsPIC33FJ64GS608 Devices)	
PMD (dsPIC33FJ64GS610 Devices)97	
PORTA (dsPIC33FJ32GS608 and	
dsPIC33FJ64GS608 Devices)92	
PORTA (dsPIC33FJ32GS610 and	
dsPIC33FJ64GS610 Devices)92	
PORTB93	
PORTC (dsPIC33FJ32GS406/606 and	
dsPIC33FJ64GS406/606 Devices)93	
PORTC (dsPIC33FJ32GS608 and	
dsPIC33FJ64GS608 Devices)93	
PORTC (dsPIC33FJ32GS610 and	
dsPIC33FJ64GS610 Devices)93	
PORTD (dsPIC33FJ32GS406/606 and	
dsPIC33FJ64GS406/606 Devices)94	
PORTD (dsPIC33FJ32GS608/610 and	
dsPIC33FJ64GS608/610 Devices)	
PORTE (dsPIC33FJ32GS406/606 and	
dsPIC33FJ64GS406/606 Devices)	
PORTE (dsPIC33FJ32GS608/610 and	
dsPIC33FJ64GS608/610 Devices)94	
PORTF (dsPIC33FJ32GS406/606 and	
dsPIC33FJ64GS406/606 Devices)	
PORTF (dsPIC33FJ32GS608 and	
dsPIC33FJ64GS608 Devices)	
PORTF (dsPIC33FJ32GS610 and	
dsPIC33FJ64GS610 Devices)	
PORTG (dsPIC33FJ32GS406/606 and	
dsPIC33FJ64GS406/606 Devices)	
PORTG (dsPIC33FJ32GS608 and	
dsPIC33FJ64GS608 Devices)	
PORTG (dsPIC33FJ32GS610 and	
dsPIC33FJ64GS610 Devices)	
Quadrature Encoder Interface (QEI) 1	
Quadrature Encoder Interface (QEI) 2	
SPI1	
SPI2	
System Control	
Timers	
UART1	
UART2	
Registers	
A/D Control Register (ADCON)	
A/D Convert Pair Control Register 0 (ADCPC0) 316	
A/D Convert Pair Control Register 1 (ADCPC1) 318	
A/D Convert Pair Control Register 2 (ADCPC2) 320	
A/D Convert Pair Control Register 3 (ADCPC3) 322	
A/D Convert Pair Control Register 4 (ADCPC4) 324	
A/D Convert Pair Control Register 5 (ADCPC5) 326	
A/D Convert Pair Control Register 6 (ADCPC6) 328	
A/D Port Configuration Register (ADPCFG)	
A/D Status Register (ADSTAT) 313	
ACLKCON (Auxiliary Clock Divisor Control)	
ADBASE (A/D Base)	
ADCON (A/D Control)	
ADCPC0 (A/D Convert Pair Control 0)	
ADCPC1 (A/D Convert Pair Control 1)	
ADCPC2 (A/D Convert Pair Control 2)	
ADCPC3 (A/D Convert Pair Control 3)	
ADCPC4 (A/D Convert Pair Control 4)	

ADCPC5 (A/D Convert Pair Control 5) 326

PIC33FJ64GS406/606/608/610		
www.DataSheet4U.com		
ADCPC6 (A/D Convert Pair Control 6) 328		
ADPCFG (A/D Port Configuration)		
ADPCFG2 (A/D Port Configuration)		
ADSTAT (A/D Status)		
ALTDTRx (PWM Alternate Dead Time)		
AUXCONx (PWM Auxiliary Control)		
CHOP (PWM Chop Clock Generator)		
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)		
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)		
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer) 292		
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer) 293		
CiCFG1 (ECAN Baud Rate Configuration 1)		
CiCFG2 (ECAN Baud Rate Configuration 2)		
CiCTRL1 (ECAN Control 1)		
CiCTRL2 (ECAN Control 2)		
CiEC (ECAN Transmit/Receive Error Count)		
CIFCTRL (ECAN FIFO Control) 285		
CiFEN1 (ECAN Acceptance Filter Enable)		
CiFIFO (ECAN FIFO Status)		
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection) 295		
CiFMSKSEL2 (ECAN Filter 15-8 Mask Selection) 296		
CilNTE (ECAN Interrupt Enable) 288		
CilNTF (ECAN Interrupt Flag) 287		
CiRXFnEID (ECAN Acceptance Filter n		
Extended Identifier) 295		
CiRXFnSID (ECAN Acceptance Filter n		
Standard Identifier) 294		
CiRXFUL1 (ECAN Receive Buffer Full 1) 298		
CiRXFUL2 (ECAN Receive Buffer Full 2) 298		
CiRXMnEID (ECAN Acceptance Filter Mask n		
Extended Identifier) 297		
CiRXMnSID (ECAN Acceptance Filter Mask		
n Standard Identifier) 297		
CiRXOVF1 (ECAN Receive Buffer Overflow 1) 299		
CiRXOVF2 (ECAN Receive Buffer Overflow 2) 299		
CiTRBnSID (ECAN Buffer n Standard Identifier) 301,		
302, 304		
CiTRmnCON (ECAN TX/RX Buffer m Control) 300		
CiVEC (ECAN Interrupt Code)		
CLKDIV (Clock Divisor) 193		
CMPCONx (Comparator Control)		
CMPCPNx (Comparator Control)		
CMPDACx (Comparator DAC Control)		
CORCON (Core Control)		
DFLTCON (QEI Control)		
DMACS0 (DMA Controller Status 0) 183 DMACS1 (DMA Controller Status 1) 184		
DMACST (DMA Controller Status T)		

DMAxCON (DMA Channel x Control)	179
DMAxPAD (DMA Channel x Peripheral Address)	182
DMAxREQ (DMA Channel x IRQ Select)	180
DMAxSTA (DMA Channel x RAM	
Start Address A)	181
DMAxSTB (DMA Channel x RAM	
Start Address B)	181
DSADR (Most Recent DMA RAM Address)	185
DTRx (PWM Dead Time)	242
FCLCONx (PWM Fault Current-Limit Control)	247
I2CxCON (I2Cx Control)	267
I2CxMSK (I2Cx Slave Mode Address Mask)	271
I2CxSTAT (I2Cx Status)	269
ICxCON (Input Capture x Control, x = 1, 2)	220
ICxCON (Input Capture x Control)	220
IEC0 (Interrupt Enable Control 0)	141
IEC1 (Interrupt Enable Control 1)	143

IEC2 (Interrupt Enable Control 2) 144
IEC3 (Interrupt Enable Control 3)
IEC4 (Interrupt Enable Control 4)
IEC5 (Interrupt Enable Control 5)
IEC6 (Interrupt Enable Control 6) 148
IEC7 (Interrupt Enable Control 7) 149
IFS0 (Interrupt Flag Status 0)
IFS1 (Interrupt Flag Status 1) 134
IFS2 (Interrupt Flag Status 2) 135
IFS3 (Interrupt Flag Status 3) 136
IFS4 (Interrupt Flag Status 4) 137
IFS5 (Interrupt Flag Status 5) 138
IFS6 (Interrupt Flag Status 6) 139
IFS7 (Interrupt Flag Status 7) 140
INTCON1 (Interrupt Control 1)
INTCON1 (Interrupt Control Register 1) 129
INTCON2 (Interrupt Control Register 2) 131
INTTREG (Interrupt Control and Status) 175
INTTREG Interrupt Control and Status 175
IOCONx (PWM I/O Control)244
IPC0 (Interrupt Priority Control 0)
IPC1 (Interrupt Priority Control 1) 151
IPC12 (Interrupt Priority Control 12)
IPC13 (Interrupt Priority Control 13) 161
IPC14 (Interrupt Priority Control 14) 162
IPC16 (Interrupt Priority Control 16)
IPC17 (Interrupt Priority Control 17) 164
IPC18 (Interrupt Priority Control 18) 165
IPC2 (Interrupt Priority Control 2)
IPC20 (Interrupt Priority Control 20)
IPC21 (Interrupt Priority Control 21) 167
IPC23 (Interrupt Priority Control 23) 168
IPC24 (Interrupt Priority Control 24) 169
IPC25 (Interrupt Priority Control 25) 170
IPC26 (Interrupt Priority Control 26) 171
IPC27 (Interrupt Priority Control 27) 172
IPC28 (Interrupt Priority Control 28) 173
IPC29 (Interrupt Priority Control 29) 174
IPC3 (Interrupt Priority Control 3)153
IPC4 (Interrupt Priority Control 4)154
IPC5 (Interrupt Priority Control 5) 155
IPC6 (Interrupt Priority Control 6)156
IPC7 (Interrupt Priority Control 7) 157
IPC8 (Interrupt Priority Control 8) 158
IPC9 (Interrupt Priority Control 9)159
LEBCONx (Leading-Edge Blanking Control)
LEBDLYx (Leading-Edge Blanking Delay)252
MDC (PWM Master Duty Cycle)
NVMCON (Flash Memory Control) 111
NVMKEY (Non-Volatile Memory Key) 112
NVMKEY (Nonvolatile Memory Key) 112
OCxCON (Output Compare x Control, x = 1, 2) 223
OSCCON (Oscillator Control)
OSCTUN (Oscillator Tuning) 195
PDCx (PWM Generator Duty Cycle)
PHASEx (PWM Primary Phase Shift)
PLLFBD (PLL Feedback Divisor)
PMD1 (Peripheral Module Disable Control 1
PMD1 (Peripheral Module Disable Control 1)
PMD2 (Peripheral Module Disable Control 2)
PMD3 (Peripheral Module Disable Control 3)
PMD4 (Peripheral Module Disable Control 4)
PMD6 (Peripheral Module Disable Control 6)
PMD7 (Peripheral Module Disable Control 7)
PTCON (PWM Time Base Control) 229

www.DataSheet4U.c

PTCON2 (PWM Clock Divider Select) 23	31
PTPER (Primary Master Time Base Period) 23	31
PWMCAPx (Primary PWM Time Base Capture) 25	54
PWMCONx (PWM Control) 23	37
QEICON (QEI Control) 25	
QEIxCON (QEIx Control, x = 1 or 2)25	6
RCON (Reset Control)11	6
REFOCON (Reference Oscillator Control) 19	
SDCx (PWM Secondary Duty Cycle) 23	39
SEVTCMP 23	35
SEVTCMP (Special Event Compare)	32
SPHASEx (PWM Secondary Phase Shift) 24	1
SPIxCON1 (SPIx Control 1) 26	51
SPIxCON2 (SPIx Control 2) 26	33
SPIxSTAT (SPIx Status and Control) 26	60
SR (CPU STATUS) 12	28
SR (CPU Status) 3	38
SSEVTCMP (PWM Secondary Special	
Event Compare) 23	35
STCON (PWM Secondary Master Time	
Base Control) 23	33
STCON2 (PWM Secondary Clock	
Divider Select) 23	
STPER (Secondary Master Time Base Period) 23	34
STRIGx (PWM Secondary Trigger	
Compare Value) 25	
T1CON (Timer1 Control) 21	
TRGCONx (PWM Trigger Control) 24	
TRIGx (PWM Primary Trigger Compare Value) 24	
TxCON (Timer Control, x = 2)	
TyCON (Timer Control, y = 3) 21	
UxMODE (UARTx Mode) 27	
UxSTA (UARTx Status and Control) 27	'6
Reset	
Illegal Opcode 115, 12	
Trap Conflict	
Uninitialized W Register 115, 12	
Reset Sequence	
Resets	
Resources Required for Digital PFC	32
Resources Required for Digital Phase-Shift	
ZVT Converter 3	34
•	

S

Serial Peripheral Interface (SPI)	259
Software RESET Instruction (SWR)	120
Software Simulator (MPLAB SIM)	351
Software Stack Pointer, Frame Pointer	
CALL Stack Frame	100
Special Event Compare Register (SEVTCMP) 232,	235
Special Features of the CPU	333
Symbols Used in Opcode Descriptions	342

Т

Temperature and Voltage Specifications

I2Cx Bus Data (Master Mode)	3				
I2Cx Bus Data (Slave Mode)					
I2Cx Bus Start/Stop Bits (Master Mode)					
I2Cx Bus Start/Stop Bits (Slave Mode)					
Input Capture (CAPx)					
OC/PWM					
Output Compare (OCx))				
QEA/QEB Input	5				
QEI Module Index Pulse					
Reset, Watchdog Timer, Oscillator Start-up					
Timer and Power-up Timer	3				
SPIx Master Mode (CKE = 0)	3				
SPIx Master Mode (CKE = 1)	4				
SPIx Slave Mode (CKE = 0)	5				
SPIx Slave Mode (CKE = 1)	3				
Timer1, 2, 3 External Clock					
TimerQ (QEI Module) External Clock	7				
Timing Requirements					
External Clock	3				
I/O	5				
Input Capture)				
Timing Specifications					
10-bit A/D Conversion Requirements					
CAN I/O Requirements	3				
High-Speed PWM Requirements					
I2Cx Bus Data Requirements (Master Mode)					
I2Cx Bus Data Requirements (Slave Mode)					
Output Compare Requirements					
PLL Clock					
QEI External Clock Requirements					
QEI Index Pulse Requirements					
Quadrature Decoder Requirements	3				
Reset, Watchdog Timer, Oscillator Start-up					
Timer, Power-up Timer and Brown-out					
Reset Requirements					
Simple OC/PWM Mode Requirements					
SPIx Master Mode (CKE = 0) Requirements					
SPIx Master Mode (CKE = 1) Requirements					
SPIx Slave Mode (CKE = 0) Requirements					
SPIx Slave Mode (CKE = 1) Requirements					
Timer1 External Clock Requirements					
Timer2 External Clock Requirements					
Timer3 External Clock Requirements)				
U					
Universal Asynchronous Receiver Transmitter (UART)273	3				
Using the RCON Status Bits					

۷

Voltage Regulator (On-Chip)				
W				
Watchdog Time-out Reset (WDTO)	120			
Watchdog Timer (WDT)	333, 337			
Programming Considerations	337			
WWW Address	413			

WWW, On-Line Support......18

www.DataSheet4U.com

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software.
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing.
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives.

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

www.DataSheet4U.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent						
RE:	Reader Response							
From	n: Name							
	Company							
	Address							
	City / State / ZIP / Country							
	Telephone: ()	FAX: ()						
Application (optional):								
Woul	ld you like a reply?YN							
	Device: dsPIC33FJ32GS406/606/608/610 and Literature Number: DS70591B dsPIC33FJ64GS406/606/608/610							
Ques	stions:							
1. V	What are the best features of this document	?						
_								
_								
2. ⊦	How does this document meet your hardwar	e and software development needs?						
_								
_								
3. E	Do you find the organization of this document easy to follow? If not, why?							
-								
-								
4. V	What additions to the document do you think would enhance the structure and subject?							
-								
- 5. V								
J. V	What deletions from the document could be made without affecting the overall usefulness?							
-								
6 1	s there any incorrect or misleading informat	ion (what and where)?						
0. 1.	5. Is there any incorrect or misleading information (what and where)?							
_								
- 7. F	. How would you improve this document?							
_								
_								

www.DataSheet4U.com

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

		d	sPIC 33 FJ 32 GS4 06 T E / PT - XXX	Examples:
Tape and Reel FI	amily y Size (ag (if a	(KB) appli		 a) dsPIC33FJ32GS406-E/PT: SMPS dsPIC33, 32 KB program memory, 64-pin, Extended temp., TQFP package.
	-			
Package Pattern				
Architecture:	33	=	16-bit Digital Signal Controller	
Flash Memory Family:	FJ	=	Flash program memory, 3.3V	
Product Group:	GS4 GS6	= =		
Pin Count:	06 08 10	=	64-pin 80-pin 100-pin	
Temperature Range:	l E	= =	-40°C to+85°C (Industrial) -40°C to+125°C (Extended)	
Package:	PT PT PF MR	=	Plastic Thin Quad Flatpack - 10x10x1 mm body (TQFP) Plastic Thin Quad Flatpack - 12x12x1 mm body (TQFP) Plastic Thin Quad Flatpack - 14x14x1 mm body (TQFP) Plastic Quad Flat, No Lead Package - 9x9x0.9 mm body (QFN)	



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09